summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/i82801gx/bootblock.c
Commit message (Expand)AuthorAgeFilesLines
* sb/intel/i82801gx/bootblock.c: Clean up includesElyes Haouas2022-10-061-1/+2
* sb/intel/i82801gx: Use common early SPI codeAngel Pons2020-06-271-12/+2
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* sb/intel/i82801gx: Use 'const' to set pci_devfn_t staticallyElyes HAOUAS2020-04-091-1/+1
* src/southbridge: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-041-13/+2
* src (minus soc and mainboard): Remove copyright noticesPatrick Georgi2020-03-171-1/+0
* bootblock: Provide some common prototypesKyösti Mälkki2019-12-141-1/+1
* nb/intel/i945: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans2019-11-151-6/+9
* i82801gx/bootblock: Use macro instead of magic numberElyes HAOUAS2019-05-131-2/+2
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-041-1/+0
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-011-0/+1
* cpu/intel: Use the common code to initialize the romstage timestampsArthur Heymans2019-01-091-14/+0
* src/southbridge: Code formatingElyes HAOUAS2016-08-311-8/+8
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* timestamp: remove conditional #if CONFIG_COLLECT_TIMESTAMPSAaron Durbin2015-07-071-2/+1
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-1/+1
* x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert2015-02-151-1/+1
* i82801gx: Enable upper CMOS in bootblock.Vladimir Serbinenko2014-12-031-0/+7
* soutbridge/*/bootblock: Use pci_dev_t over device_t typedefEdward O'Callaghan2014-11-051-1/+1
* southbridge: Trivial - drop trailing blank lines at EOFEdward O'Callaghan2014-07-081-1/+0
* intel/i82801gx: Store initial timestampNico Huber2013-06-191-0/+15
* x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer2013-03-221-1/+0
* GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel2013-03-011-1/+1
* i82801gx: enable SPI prefetchingSven Schnelle2011-05-031-0/+40