summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/i82801gx/lpc.c
Commit message (Expand)AuthorAgeFilesLines
* device: Use scan_static_bus() over scan_lpc_bus()Nico Huber2019-10-081-1/+1
* sb/intel/nm10: Fix enabling HPETArthur Heymans2019-10-061-0/+4
* intel/i82801gx,i82801jx: Rename lock_smm()Kyösti Mälkki2019-07-171-6/+3
* sb/intel/i82801gx: Use common final SPI OPs setupArthur Heymans2019-07-081-5/+2
* sb/intel/i82801gx: Include chip.h directlyArthur Heymans2019-06-051-0/+1
* {bd82x6x,i82801gx,ibexpeak,lynxpoint}: Remove dead code and use macroElyes HAOUAS2019-05-131-32/+0
* sb/intel/i82801gx/lpc: Use {read,write}_pmbase32 and lpc_get_pmbaseElyes HAOUAS2019-04-231-17/+17
* {northbridge, soc, southbridge}/intel: Make use of pci_dev_set_subsystem()Subrata Banik2019-03-211-13/+1
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-3/+3
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-011-0/+1
* ACPI: Rename FADT model and set it to zeroElyes HAOUAS2019-03-011-1/+1
* nb/intel/pineview: Use parallel MP initArthur Heymans2019-01-231-5/+0
* nb/intel/i945: Use parallel MP initArthur Heymans2019-01-231-1/+2
* sb/intel: Check for NULL-return of pcidev_on_root()Nico Huber2019-01-131-2/+4
* Kconfig: Unify power-after-failure optionsNico Huber2019-01-061-1/+1
* device: Use pcidev_on_root()Kyösti Mälkki2019-01-061-1/+1
* src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS2018-11-121-1/+0
* src/{sb/intel,mb/google/auron}: Don't use device_tElyes HAOUAS2018-10-181-1/+1
* sb/intel/i82801{g,j}x: Automatically generate ACPI PIRQ tablesArthur Heymans2018-06-291-0/+13
* sb/intel/i82801gx: Add the option to lock the platformArthur Heymans2018-06-041-0/+35
* sb/intel/i82801gx: Get rid of device_tElyes HAOUAS2018-05-221-10/+10
* southbridge/intel: add IS_ENABLED() around Kconfig symbol referencesMartin Roth2017-07-161-2/+2
* southbridge/intel/i82801gx: Fix problems found by checkpatch.plArthur Heymans2017-03-221-17/+20
* src/southbridge: Remove whitespace after sizeofElyes HAOUAS2016-10-071-1/+1
* src/southbridge: Code formatingElyes HAOUAS2016-08-311-1/+1
* Correct some common spelling mistakesMartin Roth2016-01-071-2/+2
* southbridge/intel: Use i82801gx code for NM10Damien Zammit2015-11-241-22/+10
* intel/i945: Consolidate MADT handlingVladimir Serbinenko2015-11-051-0/+29
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* device_ops: add device_t argument to acpi_inject_dsdt_generatorAlexander Couzens2015-06-051-1/+1
* devicetree: Discriminate device ops scan_bus()Kyösti Mälkki2015-06-041-1/+1
* i82801gx: Reserve LPC decodes.Vladimir Serbinenko2015-05-291-2/+18
* igd.asl rewriteVladimir Serbinenko2015-05-281-0/+7
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-1/+1
* intel SMI handlers: Refactor GPI SMI/SCI routingKyösti Mälkki2015-04-281-1/+1
* global: Refactor get_option usageVarad Gautam2015-04-061-2/+2
* x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert2015-02-151-2/+2
* i945: Consolidate common GNVS initVladimir Serbinenko2014-11-091-0/+4
* i82801gx: Move to implicit length patchingVladimir Serbinenko2014-11-091-4/+3
* i82801gx: Handle whole FADT in southbridge.Vladimir Serbinenko2014-11-041-16/+27
* cmos: Rename the CMOS related functions.Gabe Black2014-10-221-1/+1
* i945: Consolidate FADT codeclassic-2014.10Vladimir Serbinenko2014-10-181-0/+109
* i945: Convert to per-device ACPIVladimir Serbinenko2014-10-151-0/+24
* intel boards: Use acpi_is_wakeup_s3()Kyösti Mälkki2014-06-211-1/+1
* global: Fix usage of get_option() to make use of CB_CMOS_ codesAlexandru Gagniuc2013-12-021-1/+1
* Intel 82801Gx: LPC: Unify I/O APIC setupPaul Menzel2013-05-071-28/+14
* Intel 82801gx: Use 2 << 24 to clarify that I/O APIC ID is 2Paul Menzel2013-04-261-2/+2
* GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel2013-03-011-1/+1
* Use defines for some i82801ex/gx registersKyösti Mälkki2013-02-281-1/+1
* i82801gx: Add setting for C4onC3 modeSven Schnelle2011-10-251-0/+4