index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
intel
/
lynxpoint
/
smbus.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
sb/intel/lynxpoint: Use spaces around `|`
Angel Pons
2020-10-24
1
-1
/
+1
*
sb/intel/lynxpoint: Use PCI bitwise ops
Angel Pons
2020-08-07
1
-0
/
+1
*
sb/intel: Define CONFIG_FIXED_SMBUS_IO_BASE
Angel Pons
2020-07-20
1
-1
/
+1
*
src: Use pci_dev_ops_pci where applicable
Angel Pons
2020-06-06
1
-5
/
+1
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
src/southbridge: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-04
1
-14
/
+2
*
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2020-03-17
1
-1
/
+0
*
sb/intel/common: Add smbus_set_slave_addr()
Kyösti Mälkki
2020-01-09
1
-3
/
+1
*
device,sb/intel: Move SMBus host controller prototypes
Kyösti Mälkki
2020-01-09
1
-0
/
+1
*
{northbridge, soc, southbridge}/intel: Make use of pci_dev_set_subsystem()
Subrata Banik
2019-03-21
1
-13
/
+1
*
sb/intel/lynxpoint: Add a PCI ID for an SMBus controller
Tristan Corrick
2018-11-01
1
-1
/
+4
*
src/{sb/intel,mb/google/auron}: Don't use device_t
Elyes HAOUAS
2018-10-18
1
-6
/
+6
*
sb/intel/*: Use common SMBus functions
Arthur Heymans
2017-08-06
1
-49
/
+1
*
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-31
1
-4
/
+0
*
devicetree: Discriminate device ops scan_bus()
Kyösti Mälkki
2015-06-04
1
-1
/
+1
*
Remove address from GPLv2 headers
Patrick Georgi
2015-05-21
1
-1
/
+1
*
lynxpoint: Add LPT-LP device id and smbus_write_byte
Duncan Laurie
2013-12-21
1
-2
/
+63
*
haswell: Add initial support for Haswell platforms
Aaron Durbin
2013-03-14
1
-0
/
+109