summaryrefslogtreecommitdiffstats
path: root/src/southbridge
Commit message (Expand)AuthorAgeFilesLines
* sb/intel/bd82x6x/me_8.x.c: Relocate `mkhi_end_of_post`Angel Pons2020-08-131-27/+27
* sb/intel/bd82x6x: Make `pch_silicon_supported` staticAngel Pons2020-08-122-2/+1
* sb/intel/lynxpoint: Move IOBP API to its own compilation unitAngel Pons2020-08-1211-107/+131
* sb/intel/i82801jx/sata.c: Simplify constant is_mobile parameterAngel Pons2020-08-121-24/+15
* sb/intel/i82801jx/sata.c: Drop always-false is_mobile checkAngel Pons2020-08-122-16/+2
* sb/intel/i82801jx: Drop is-mobile checksAngel Pons2020-08-124-34/+0
* sb/intel/i82801ix/lpc.c: Align with i82801jxAngel Pons2020-08-121-4/+2
* sb/intel/i82801ix: Use macros for LPC_ENAngel Pons2020-08-122-1/+14
* sb/intel/i82801jx/early_init.c: Drop double blank lineAngel Pons2020-08-121-1/+0
* sb/intel/i82801ix/early_init.c: Drop unnecessary initial valueAngel Pons2020-08-121-1/+1
* sb/intel/i82801ix/i82801ix.c: Align with i82801jxAngel Pons2020-08-121-5/+2
* sb/intel/bd82x6x: Remove incorrect RCBA registersAngel Pons2020-08-121-20/+0
* sb/intel/lynxpoint: Remove incorrect RCBA registersAngel Pons2020-08-121-34/+0
* sb/intel: Remove inexistent references to IDE controllerAngel Pons2020-08-123-6/+3
* sb/intel/lynxpoint: Use PCI bitwise opsAngel Pons2020-08-0710-167/+85
* sb/intel/lynxpoint: Consider root ports being disabled by strapAngel Pons2020-08-071-0/+36
* sb/intel/i82801{gx,ix,jx}/acpi/lpc.asl: Drop dead codeAngel Pons2020-08-053-84/+0
* {sb,soc}/intel/*/acpi/lpc.asl: Drop commented-out codeAngel Pons2020-08-055-10/+0
* sb/intel/i82801gx: Use PCI bitwise opsAngel Pons2020-08-048-127/+45
* Change all assert(0) to BUG()Julius Werner2020-08-031-1/+1
* sb/intel/lynxpoint/me_9.x.c: Constify string arrayAngel Pons2020-07-311-1/+1
* src: Never set ISA Enable on PCI bridgesAngel Pons2020-07-285-8/+3
* lynxpoint: Factor out PIRQ routing from devicetreeAngel Pons2020-07-282-27/+16
* sb/amd/agesa/hudson/hudson.h: Add include <types.h>Elyes HAOUAS2020-07-261-0/+1
* southbridge/intel/common: Replace outb with post_code in finalize.cSindhoor Tilak2020-07-261-2/+2
* {sb,soc}/intel/**/*.c: Use macros for PCI COMMAND bitsAngel Pons2020-07-2611-11/+29
* sb/intel/i82371eb: Add #defines for DEVRESx registersKeith Hui2020-07-261-0/+10
* sb/intel/i82371eb: Clean up PM register #definesKeith Hui2020-07-261-8/+7
* src: Remove unused 'include <cbmem.h>'Elyes HAOUAS2020-07-261-1/+0
* sb/intel/bd82x6x: Use common irqlinks.aslAngel Pons2020-07-252-474/+1
* nb/intel/ironlake: Move southbridge code to ibexpeakAngel Pons2020-07-242-0/+22
* sb/intel/*: Delete invalid commentAngel Pons2020-07-242-2/+0
* sb/intel/i82801jx/hdaudio.c: Rename to `azalia.c`Angel Pons2020-07-222-1/+1
* sb/intel/i82801ix/hdaudio.c: Rename to `azalia.c`Angel Pons2020-07-222-1/+1
* sb/intel/i82801ix/sata.c: Use `probe_resource`Angel Pons2020-07-221-1/+1
* sb/intel/i82801jx: Drop `docking_supported`Angel Pons2020-07-222-7/+1
* sb/intel/i82801jx: Drop `c3_latency`Angel Pons2020-07-222-2/+1
* sb/intel/lynxpoint/me_9.x.c: Add spaces around `=`Angel Pons2020-07-211-3/+3
* src: Use ACPI macrosElyes HAOUAS2020-07-213-10/+10
* e7505/i82801dx: Use common code for early SMBusAngel Pons2020-07-212-21/+1
* i945/pineview/x4x/i82801gx: Use common code for early SMBusAngel Pons2020-07-213-33/+1
* gm45/i82801ix: Use common code for early SMBusAngel Pons2020-07-213-35/+1
* x4x/i82801jx: Use common code for early SMBusAngel Pons2020-07-213-30/+1
* sb/intel/lynxpoint: Use common code for early SMBusAngel Pons2020-07-213-35/+2
* sandybridge/bd82x6x: Use common code for early SMBusAngel Pons2020-07-213-35/+2
* ironlake/ibexpeak: Move early_smbus.c to common codeAngel Pons2020-07-216-6/+28
* sb/intel: Define CONFIG_FIXED_SMBUS_IO_BASEAngel Pons2020-07-2023-29/+24
* src: Report word-sized access for PM1a_EVTAngel Pons2020-07-206-6/+6
* sb/intel/i82801dx/fadt.c: Use ACPI_ADDRESS_SPACE_IOAngel Pons2020-07-201-3/+3
* sb/intel/bd82x6x/fadt.c: Use definitions instead of numbersAngel Pons2020-07-201-13/+13