summaryrefslogtreecommitdiffstats
path: root/src/southbridge
Commit message (Expand)AuthorAgeFilesLines
* sb/amd/common/acpi: Convert 'sleepstates.asl' to ASL 2.0 syntaxElyes HAOUAS2021-02-101-5/+5
* sb/amd/{agesa,pi}hudson/acpi: Convert 'pci_int.asl' to ASL 2.0 syntaxElyes HAOUAS2021-02-102-114/+114
* sb/amd/{agesa,pi}hudson/acpi: Convert 'AmdImc.asl' to ASL 2.0 syntaxElyes HAOUAS2021-02-102-36/+36
* sb/amd/agesa/hudson/acpi/fch.asl: Convert to ASL 2.0Elyes HAOUAS2021-02-101-11/+11
* sb/amd/{agesa,pi}/hudson/acpi: Convert 'audio.asl' to ASL 2.0 syntaxElyes HAOUAS2021-02-102-8/+8
* sb/intel/i82801{dx,ix,jx}/lpc.c: Fix typo in commentElyes HAOUAS2021-02-093-3/+3
* sb/amd/pi/hudson/acpi/lpc.asl: Convert to ASL 2.0Elyes HAOUAS2021-02-091-2/+2
* soc/intel: Guard TRAP method in ASLKyösti Mälkki2021-02-081-0/+2
* sb/intel/bd82x6x: Support ME Soft Temporary Disable ModeEvgeny Zinoviev2021-02-074-4/+218
* sb/intel: Extract `set_global_reset` functionAngel Pons2021-02-078-32/+50
* nb/intel/gm45: Factor out {DMI,EP,MCH}BAR accessorsAngel Pons2021-02-071-2/+1
* sb/intel/lynxpoint/acpi/gpio.asl: Convert to ASL 2.0Elyes HAOUAS2021-02-071-7/+8
* sb/intel/{bd82x6x,ibexpeak}: hide MEI if ME inoperableJames Ye2021-02-065-3/+34
* intel: Define `RCBA_LENGTH` in Kconfig and use itAngel Pons2021-02-067-6/+10
* sb,soc/intel: Add wake source fields in GNVSKyösti Mälkki2021-02-0612-1/+41
* intel: Turn `DEFAULT_RCBA` into a Kconfig symbolAngel Pons2021-02-0517-25/+21
* src: Remove useless comments in "includes" linesElyes HAOUAS2021-02-041-2/+2
* treewide [Kconfig]: Remove useless commentElyes HAOUAS2021-02-025-5/+5
* sb/intel/i82801ix: Factor out common `acpi_fill_madt`Angel Pons2021-02-012-0/+36
* sb/intel/common/rcba.h: Guard RCBAx macro parametersAngel Pons2021-02-011-4/+4
* sb/intel/i82801gx,ix: Drop MPEN from GNVSKyösti Mälkki2021-02-016-20/+4
* sb/intel/lynxpoint: Use correct port mask for LPT-LPAngel Pons2021-02-011-3/+9
* sb/intel/ibexpeak: Drop invalid ME finalisation functionAngel Pons2021-01-304-86/+2
* sb/intel/bd82x6x: Clean up early_thermal.cAngel Pons2021-01-302-16/+14
* soc/intel: Drop CMEM from GNVSKyösti Mälkki2021-01-293-3/+3
* southbridge/intel: Define default value for ME_REGION_ALLOW_CPU_READ_ACCESSSridhar Siricilla2021-01-281-0/+1
* ACPI: Separate ChromeOS NVS in ASLKyösti Mälkki2021-01-282-8/+0
* ACPI: Declare GNVS variables globallyKyösti Mälkki2021-01-286-49/+0
* nb/intel/haswell/haswell.h: Do not include `pch.h`Angel Pons2021-01-271-0/+2
* sb,soc/amd: Rename PMOD to PICM in ASLKyösti Mälkki2021-01-274-4/+4
* sb,soc/intel: Refactor power_on_after_fail optionKyösti Mälkki2021-01-262-28/+31
* sb,soc/intel: Remove no-op APMC for C-state and P-stateKyösti Mälkki2021-01-256-42/+0
* sb/intel/common: Change some SMI loggingKyösti Mälkki2021-01-251-1/+2
* cpu/x86/smm: Use common APMC loggingKyösti Mälkki2021-01-253-23/+3
* ACPI GNVS: Drop APIC, factor out MPENKyösti Mälkki2021-01-2017-46/+30
* ACPI GNVS: Drop most dev_count_cpu()Kyösti Mälkki2021-01-209-9/+6
* ACPI: Refactor ChromeOS specific ACPI GNVSKyösti Mälkki2021-01-186-20/+0
* ACPI: Select ACPI_SOC_NVS only where suitableKyösti Mälkki2021-01-1834-82/+30
* build system: Always add coreboot.pre dependency to intermediatesPatrick Georgi2021-01-151-1/+1
* build system: Remove flock calls from intermediate processingPatrick Georgi2021-01-152-2/+2
* nb/intel/pineview: Extract HPET setup and delay functionAngel Pons2021-01-156-15/+61
* build system: Structure and serialize INTERMEDIATEPatrick Georgi2021-01-142-7/+3
* sb/intel: Add CBMC entries in GNVSKyösti Mälkki2021-01-1310-5/+20
* ACPI: Have single call-site for acpi_inject_nvsa()Kyösti Mälkki2021-01-136-36/+0
* ACPI: Add common acpi_fill_gnvs()Kyösti Mälkki2021-01-136-37/+0
* sb/intel/bd82x6x: Correct xHCI sleep workaroundAngel Pons2021-01-132-43/+77
* sb/intel/bd82x6x: Use `PCH_LPC_DEV` macroAngel Pons2021-01-101-1/+1
* mb/x/acpi_tables: Rename to mainboard_fill_gnvs()Kyösti Mälkki2021-01-106-6/+6
* sb/intel: Use acpi_inject_nvsa()Kyösti Mälkki2021-01-102-20/+8
* sb/intel: Factor out soc_fill_gnvs()Kyösti Mälkki2021-01-104-45/+43