summaryrefslogtreecommitdiffstats
path: root/src/vendorcode/amd/agesa/f16kb
Commit message (Expand)AuthorAgeFilesLines
* vendorcode/amd: Remove duplicate assignmentPatrick Georgi2020-06-071-1/+0
* AGESA f14/f15tn/f16kb: Clean up buildOpts.c filesAngel Pons2020-06-014-35/+79
* AGESA f16kb: Factor out default MTRR settingsAngel Pons2020-05-261-1/+18
* AGESA f14/f15tn/f16kb: Factor out memory settingsAngel Pons2020-05-261-8/+8
* AGESA f14/f15tn/f16kb: Factor out PCI MMIO base/sizeAngel Pons2020-05-261-10/+9
* AGESA f14/f15tn/f16kb: Factor out AGESA_VERSION_STRINGAngel Pons2020-05-261-0/+6
* AGESA f14/f15tn/f16kb: Factor out AGESA_PACKAGE_STRINGAngel Pons2020-05-261-0/+8
* vc/amd/agesa/f15tn,f16kb: Fix array typesJacob Garber2020-04-181-1/+1
* src (minus soc and mainboard): Remove copyright noticesPatrick Georgi2020-03-171-3/+0
* vc/amd/agesa/[...]/Config: Avoid out-of-bounds warningsJoe Moore2020-03-041-1/+2
* vc/amd/agesa: Delete mfParallelTraining.cJoe Moore2020-03-043-295/+0
* vc/amd/agesa: Fix out of bounds readJoe Moore2020-01-131-1/+1
* vc/amd/agesa: Remove unused assignmentsJoe Moore2020-01-101-2/+0
* vc/amd/agesa/f16kb/Proc/GNB: Fix out-of-bounds readJoe Moore2020-01-101-1/+1
* vendorcode/amd/agesa: Correct typoWim Vervoorn2019-11-141-1/+1
* vc/amd/agesa/f16kb: Cast to UINT64 to avoid overflowJoe Moore2019-10-221-1/+1
* vc/amd/agesa/f16kb: Remove redundant value assignmentJoe Moore2019-10-221-2/+1
* AGESA: Define extra CFLAGS just onceKyösti Mälkki2019-08-201-3/+0
* src: Make implicit fall throughs explicitJacob Garber2019-07-195-25/+22
* vendorcode/agesa/*/Proc/IDS/Library/IdsLib.c: Fix logical 'or' testsElyes HAOUAS2019-06-151-1/+1
* vendorcode/agesa: Fix check for valid PhyLaneElyes HAOUAS2019-06-151-1/+1
* AGESA: Move heap_status_name() implementationKyösti Mälkki2019-05-251-2/+0
* AGESA binaryPI: Sync STRUCT_NAME definitionsKyösti Mälkki2019-05-231-1/+3
* src/vendorcode/amd/agesa/f16kb: Update microcode to version 0x7000110 2018-02-09Mike Banon2019-05-201-3462/+437
* Fix code that would trip -Wtype-limitsJulius Werner2019-05-063-2/+5
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-1/+1
* AGESA vendorcode: Define libagesa rule just onceKyösti Mälkki2019-02-251-7/+0
* Fix typos involving "the the"Jonathan Neuschäfer2018-12-181-1/+1
* src: Typo fix (cosmetic)Peter Lemenkov2018-10-232-2/+2
* AGESA: Run ar with DTKyösti Mälkki2018-05-061-1/+1
* vendorcode/amd/agesa: Fix variable length array declarationKyösti Mälkki2018-05-031-5/+7
* vendorcode/amd/agesa: Fix variable length array declarationPaul Menzel2018-05-031-1/+1
* src/vendorcode/amd: Use AR variable in MakefilesMartin Roth2017-10-191-1/+1
* AGESA: Drop CAR teardown without POSTCAR_STAGEKyösti Mälkki2017-09-261-29/+3
* AGESA: Implement POSTCAR_STAGEKyösti Mälkki2017-09-261-0/+4
* AGESA: Fix OptionsIds.h includeKyösti Mälkki2017-09-262-93/+1
* AGESA: Allow const PcieComplexList for OemCustomizeKyösti Mälkki2017-09-262-2/+9
* AGESA buildsystem: Reduce include path exposureKyösti Mälkki2017-09-131-8/+14
* AGESA vendorcode: Remove AGESA_ENTRY_INIT_RECOVERYKyösti Mälkki2017-09-137-329/+14
* AGESA vendorcode: Move PlatformInstall.hKyösti Mälkki2017-09-1338-0/+2
* AGESA vendorcode: Auto include-dirsKyösti Mälkki2017-09-061-41/+3
* AGESA f16kb vendorcode: Split to Makefile.inc filesKyösti Mälkki2017-08-3183-407/+406
* AGESA f15 f15tn f16kb: Add extra checks for incorrect SPD dataKonstantin Aladyshev2017-08-041-16/+30
* AGESA: Correct PCI function number for MEM_GET(SET)REG outputsKonstantin Aladyshev2017-08-021-2/+2
* vendorcode/amd/agesa: f15tn & f16kb: fix assertMartin Roth2017-07-251-1/+1
* vendorcode/amd/agesa: Tidy up gcccar.incKyösti Mälkki2017-07-151-18/+5
* vendorcode/amd/agesa: Clarify CAR disableMarc Jones2017-07-151-4/+25
* vendorcode/amd/agesa: Sync irrelevant differencesKyösti Mälkki2017-07-151-1/+5
* vendorcode/amd: Unify Porting.h across all targetsStefan Reinauer2017-06-272-2/+2
* vendorcode/amd: Satisfy clang's bracing requirementsStefan Reinauer2017-06-271-2/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-30 15:47:28 +0000