summaryrefslogtreecommitdiffstats
path: root/src/vendorcode/amd/fsp
Commit message (Expand)AuthorAgeFilesLines
* Revert "UPSTREAM: soc/amd/sabrina,vc/amd/fsp/sabrina: Add UART support for Sa...Karthikeyan Ramasubramanian2022-08-011-7/+0
* vc/amd/fsp/sabrin/bl_uapp_header: Add SoC FW ID at the right offsetKarthikeyan Ramasubramanian2022-07-201-1/+1
* soc/amd/sabrina,vc/amd/fsp/sabrina: Add UART support for SabrinaJon Murphy2022-07-061-0/+7
* vc/amd/fsp/sabrina: Update PSP header to set the SOC FW IDJon Murphy2022-05-201-1/+1
* soc/amd/cezanne/fsp_m_params: add defines for FSP USB struct versionFelix Held2022-05-161-0/+3
* vc/amd/fsp/sabrina/UsbUpd: update USB settings structure to match FSPFelix Held2022-05-121-16/+19
* soc/amd/sabrina/fsp_m_params: add defines for FSP USB struct versionFelix Held2022-05-121-0/+3
* soc/amd/sabrina/psp_verstage: Unify SVC IDKarthikeyan Ramasubramanian2022-04-241-19/+44
* vc/amd/fsp/sabrina/platform_descriptor: update DXIO lane mapping tableFelix Held2022-03-271-16/+7
* soc/amd/common/fsp: check fsp image revisionJulian Schroeder2022-02-113-0/+16
* vc/amd/cezanne: Add support to map UARTsRaul E Rangel2022-02-071-0/+7
* soc/amd/cezanne,vc/cezanne: Implement svc_write_postcodeRaul E Rangel2022-02-021-0/+1
* psp_verstage: add new svc for cezanneKangheui Won2022-02-011-0/+22
* soc/amd/cezanne: FSP: Add UPD entry for eDP tuningZheng Bao2022-01-251-1/+8
* vc/amd/fsp/sabrina: add as a copy of vc/amd/fsp/cezanneFelix Held2022-01-2513-0/+1284
* Cezanne FSP wrapper: Sync with PI 1.0.0.5Zheng Bao2021-11-301-0/+3
* vc/amd/fsp/cezanne: Add UPD fsp_owns_pcie_resets to FSP-M for CezanneMatt Papageorge2021-10-111-1/+2
* soc/amd/cezanne, vc/amd/fsp/*: Add support for CCP DMA SVC callKarthikeyan Ramasubramanian2021-09-272-0/+29
* soc/amd/cezanne: enable crypto in psp_verstageKangheui Won2021-07-211-0/+52
* vc/amd/fsp/cezanne/FspmUpd: add hda_enable UPDFelix Held2021-06-211-1/+2
* soc/amd/cezanne: Supply SMBIOS/DMI Type 17 dataNikolai Vyssotski2021-06-131-0/+236
* soc/amd/common/fsp/pci: Add size field to PCIe interrupt routing HOBNikolai Vyssotski2021-06-071-2/+2
* cezanne/psp_verstage: add reset/timer svcKangheui Won2021-06-071-0/+35
* soc/amd/cezanne: add support for the changed AMD FSP API for USB PHYJulian Schroeder2021-05-262-21/+63
* soc/amd/cezanne,common,picasso: use BERT region reserved by FSP driverFelix Held2021-05-212-8/+0
* vc/amd/fsp/cezanne: Add AMD_FSP_PCIE_DEVFUNC_REMAP_HOB_GUIDRaul E Rangel2021-05-061-0/+4
* vc/amd/fsp/cezanne/FspGuids: add AMD_FSP_ACPI_ALIB_HOB_GUIDFelix Held2021-05-051-0/+4
* vendorcode: add code for cezanne psp_verstageKangheui Won2021-05-025-0/+435
* amd/cezanne: Add telemetry setting to UPDChris Wang2021-04-301-2/+6
* amd/cezanne: Add slow_ppt_time & thermctl_limit to UPDMartin Roth2021-04-261-1/+3
* src/vendorcode/amd/fsp/picasso: Add HDMI 2.0 Disable setting section of FspmU...Patrick Huang2021-04-261-1/+3
* vc/amd/fsp/cezanne:Add s0i_enable upd controlJason Glenesk2021-04-261-1/+2
* vc/amd/fsp/cezanne: update SMU setting section of FspmUpd.hFelix Held2021-04-201-15/+15
* vc/amd/fsp/cezanne/FspmUpd: use arrays for DXIO/DDI descriptorsFelix Held2021-04-071-19/+5
* vc/amd/fsp/cezanne: update UPD headersMatt Papageorge2021-04-072-99/+108
* vc/amd/fsp/cezanne: add platform_descriptors.hFelix Held2021-04-071-0/+218
* vc/amd/fsp/picasso/platform_descriptors: fix typos in enum element namesFelix Held2021-04-051-2/+2
* soc/amd: GOP: add UPD for VBIOS bufferNikolai Vyssotski2021-03-122-3/+5
* vc/amd/fsp/picasso: fix DDI enum name prefixFelix Held2021-03-041-3/+3
* vc/amd/fsp/picasso: increase FSPS UPD block size from 0x152 to 0x202Nikolai Vyssotski2021-03-031-2/+2
* vc/amd/fsp/cezanne: add FspGuids.hFelix Held2021-02-091-0/+16
* soc/amd/picasso: add UPD for RV2 USB3 phy setting adjustChris Wang2021-02-051-1/+12
* drivers/intel/fsp2_0: Fix running on x86_64Patrick Rudolph2021-02-042-4/+17
* vendorcode/amd/fsp/cezanne: add UPD structs from FSP buildFelix Held2021-02-042-2/+99
* soc/amd/picasso: clean up and re-sort UPD tableChris Wang2021-02-031-20/+16
* soc/amd/picasso: Add UPDs for support eDP power sequence adjustChris Wang2021-01-251-10/+19
* soc,vendorcode/amd/cezanne: add basic FSP integrationFelix Held2021-01-244-0/+122
* soc/amd/picasso: Add UPDs for support eDP phy tunning adjustChris Wang2020-12-211-1/+11
* soc/amd/picasso: Update coreboot UPD variable names to include unitsZheng Bao2020-11-061-21/+21
* vc/amd/fsp: Update bl_errorcodes_public.hMartin Roth2020-10-302-6/+50
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-19 20:35:20 +0000