summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* soc/amd: Move fadt device tree settings into common_configRaul E Rangel2021-02-127-13/+14
* soc/amd: Move acpi_fill_mcfg into common/blocks/acpiRaul E Rangel2021-02-123-24/+12
* soc/amd: Move southbridge_write_acpi_tablesRaul E Rangel2021-02-128-22/+20
* mb/amd/majolica: Add FCH IRQ routingRaul E Rangel2021-02-121-0/+104
* soc/amd/cezanne: Add PCI IRQ Router definitionsRaul E Rangel2021-02-123-0/+136
* mb/google/slippy: Factor out SPD indexingAngel Pons2021-02-126-103/+43
* nb/intel/haswell/pei_data.h: Define `SPD_LEN`Angel Pons2021-02-121-1/+3
* nb/intel/haswell: Drop unused function declarationAngel Pons2021-02-121-1/+1
* haswell boards: Correct USB config indentationAngel Pons2021-02-1212-314/+314
* haswell: Drop `mainboard_fill_pei_data`Angel Pons2021-02-1216-106/+32
* mb/msi/h81m-p33: Add new mainboardAngel Pons2021-02-1215-0/+463
* cpu/intel/haswell/acpi.c: Correct `get_cores_per_package`Angel Pons2021-02-121-14/+4
* mb/google/volteer: Correct AT24 NVM address sizeDaniel Kang2021-02-121-1/+1
* soc/amd/cezanne/smihandler: add psp_notify_smm callFelix Held2021-02-121-0/+5
* soc/amd/cezanne: select RTCFelix Held2021-02-121-0/+1
* soc/amd/picasso: move bert_reserved_region to common/block/cpu/noncarFelix Held2021-02-123-30/+20
* soc/amd: select ACPI_AMD_HARDWARE_SLEEP_VALUES in common ACPI codeFelix Held2021-02-124-3/+1
* soc/amd/picasso/psp: move to common code and rename to psp_smm_gen2Felix Held2021-02-123-3/+1
* mb/purism/librem_mini: move mainboard asl under variantMatt DeVillier2021-02-122-1/+1
* mb/up/squared: Select NO_UART_ON_SUPERIOPatrick Rudolph2021-02-121-0/+1
* mb/gigabyte/ga-h61m-series: Drop useless `mainboard.asl`Angel Pons2021-02-122-10/+0
* mainboard: Drop unneeded `default_brightness_levels.asl`Angel Pons2021-02-1225-25/+0
* my boards: Do not include `superio.asl` twiceAngel Pons2021-02-124-4/+0
* sb/intel/x/lpc.c: Drop commented-out `gpio_init` callAngel Pons2021-02-123-9/+0
* sb/intel/x/lpc.c: Drop `pch_disable_smm_only_flashing`Angel Pons2021-02-123-30/+0
* sb/intel/lynxpoint: Do not mask out TCO status bitsAngel Pons2021-02-121-3/+2
* sb/intel/lynxpoint: Only generate SerialIO SSDT for PCH-LPAngel Pons2021-02-121-7/+8
* sb/intel/lynxpoint/pch.h: Guard macro parametersAngel Pons2021-02-121-10/+10
* sb/intel/common: Move named packages out of methodAngel Pons2021-02-121-48/+48
* nb/intel/common/fixed_bars.h: Add casts to `uintptr_t`Angel Pons2021-02-121-9/+9
* nb/intel/haswell: Use common {DMI,EP,MCH}BAR accessorsAngel Pons2021-02-128-31/+29
* sandybridge MRC boards: Drop channel disable masksAngel Pons2021-02-1213-76/+0
* soc/intel/broadwell: Use southbridge common RCBAAngel Pons2021-02-126-22/+8
* mb/razer/blade_stealth_kbl: Configure IRQs as level triggered for HID over I2CKarthikeyan Ramasubramanian2021-02-121-1/+1
* mb/system76/lemp9: Configure IRQs as level triggered for HID over I2CKarthikeyan Ramasubramanian2021-02-121-1/+1
* soc/amd/*/Kconfig: remove redundant SMM_TSEG conditionFelix Held2021-02-123-3/+3
* soc/amd/common/block/acpi/pm_state: don't rely on undefined behaviorFelix Held2021-02-111-1/+1
* soc/amd/picasso/fch: remove comment about ForceStpClkRetryFelix Held2021-02-111-3/+1
* soc/amd/common: Fix missing header in amd_pci_utils.hRaul E Rangel2021-02-111-1/+1
* sb/intel/ibexpeak: Drop Global NVS supportAngel Pons2021-02-1115-391/+19
* sb/intel/i82801jx: Drop Global NVS supportAngel Pons2021-02-118-238/+2
* ACPI: Move PICM declarationKyösti Mälkki2021-02-1148-63/+6
* sb,soc/intel: Drop OSYS from GNVSKyösti Mälkki2021-02-1135-69/+37
* mainboards: Drop PWRS from GNVSKyösti Mälkki2021-02-1144-89/+34
* mb/amd/majolica: Add chromeos supportRaul E Rangel2021-02-112-10/+45
* soc/amd/cezanne/smihandler: add basic SMI APMC and sleep handlerFelix Held2021-02-111-0/+76
* soc/amd/cezanne: select soc-specific ACPI functionalityFelix Held2021-02-113-0/+33
* soc/amd/*/smihandler: use size_t and unsigned intFelix Held2021-02-112-4/+6
* soc/amd/*/smihandler: remove replace southbridge references with fchFelix Held2021-02-112-8/+8
* soc/amd/cezanne/chip: set device operations for UART MMIO devicesFelix Held2021-02-111-0/+9
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-16 15:45:32 +0000