summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* southbridge: Remove unused include <device/pci_ops.h>Elyes HAOUAS2019-09-1525-25/+0
* src/soc: Remove unused include <device/pci_ops.h>Elyes HAOUAS2019-09-1518-18/+0
* northbridge: Remove unused include <device/pci_ops.h>Elyes HAOUAS2019-09-153-3/+0
* {cpu,device,drivers}: Remove unused include <device/pci_ops.h>Elyes HAOUAS2019-09-154-4/+0
* src/mainboard: Remove not used #include <elog.h>Elyes HAOUAS2019-09-1512-13/+0
* nb/i945: Remove unused include <cpu/cpu.h>Elyes HAOUAS2019-09-151-1/+0
* lib/coreboot_table: Show splashscreen in lb_table_initJohanna Schander2019-09-155-38/+21
* soc/amd/common: Remove Picasso display HDA from listMarshall Dawson2019-09-151-1/+0
* src/: Replace some __PRE_RAM__ useKyösti Mälkki2019-09-148-30/+17
* ec/acpi: Replace __PRE_RAM__ useKyösti Mälkki2019-09-141-15/+6
* arch/x86: Replace some __PRE_RAM__ useKyösti Mälkki2019-09-144-8/+2
* cpu/x86: Drop lapic_remote_read()Kyösti Mälkki2019-09-141-24/+0
* arch/x86: Remove acpi_fail_wakeup() and cbmem_fail_resume()Kyösti Mälkki2019-09-145-23/+0
* mb/asrock/h110m: configure SuperIO global registersMaxim Polyakov2019-09-141-5/+15
* mb/asrock/h110m: configure GPIOs in SuperIO chipMaxim Polyakov2019-09-141-9/+30
* mb/asrock/h110m: enable ACPI LDN in SuperIOMaxim Polyakov2019-09-141-1/+7
* mb/asrock/h110m: set I/O Range for SuperIO HWMMaxim Polyakov2019-09-141-0/+3
* arm64: Uprev Arm TF and adjust to BL31 parameter changesJulius Werner2019-09-1413-255/+100
* timestamps: Remove TIMESTAMP_CACHE_IN_BSSKyösti Mälkki2019-09-133-40/+17
* timestamps: Further simplify timestamp_reinit()Kyösti Mälkki2019-09-131-14/+7
* drivers/pc80: Remove some __PRE_RAM__ and __SMM__Kyösti Mälkki2019-09-131-6/+4
* security/vboot: Replace use of __PRE_RAM__Kyösti Mälkki2019-09-131-5/+1
* intel/broadwell: Replace some __PRE_RAM__ useKyösti Mälkki2019-09-131-1/+1
* intel/haswell: Remove some __PRE_RAM__ useKyösti Mälkki2019-09-131-11/+1
* soc/intel: Remove some __PRE_RAM__ useKyösti Mälkki2019-09-133-12/+0
* mb/google/hatch: Merge emmc_sku_gpio_table and gpio_table to one tablePeichao Wang2019-09-131-76/+0
* emulation/qemu-i440fx/fw_cfg_if.h: replace macro with enumHimanshu Sahdev2019-09-131-28/+31
* drivers/intel/fsp2_0: Allocate cfg_region_size for UPDMarshall Dawson2019-09-131-2/+10
* arch/x86/bootblock_crt0.S: Leverage eax in protected mode entryHimanshu Sahdev aka CunningLearner2019-09-131-2/+1
* drivers/elog: Add elog_boot_notify()Kyösti Mälkki2019-09-1310-25/+16
* intel/nehalem: Refactor ACPI S3 detectionKyösti Mälkki2019-09-131-16/+8
* intel/fsp2_0: Move TS_BEFORE_INITRAMKyösti Mälkki2019-09-131-2/+2
* mb/google/drallion: Use arcada_ish.bin for arcada_cmlSelma BENSAID2019-09-131-1/+1
* soc/intel/cannonlake: Allow coreboot to reserve stack for fspBora Guvendik2019-09-131-0/+1
* mb/google/hatch/var: Increase Goodix touchscreen reset delay to 500msPhilip Chen2019-09-132-2/+2
* soc/amd/picasso: Refactor AOAC enablingMarshall Dawson2019-09-132-41/+57
* mb/google/drallion: Update memory mapIvy Jian2019-09-121-11/+11
* soc/intel/cnl: Remove unnecessary FSP UPD “PchPwrOptEnable” usageSubrata Banik2019-09-127-9/+0
* mainboard/sifive/hifive-unleashed: Update devicetreePatrick Rudolph2019-09-124-641/+343
* src/{northbridge,soc}: Remove not used #include <elog.h>Elyes HAOUAS2019-09-124-4/+1
* src/vendorcode: Remove not used #include <elog.h>Elyes HAOUAS2019-09-121-1/+0
* southbridge: Remove not used #include <elog.h>Elyes HAOUAS2019-09-124-4/+0
* nb/intel/nehalem: Add a header for raminit_tables.cAngel Pons2019-09-124-34/+86
* src/soc/intel/common/block/cse: Make hfsts1 common & add helper functionsSridhar Siricilla2019-09-125-84/+103
* mediatek/mt8183: tune EDID for BOE panelPeichao Wang2019-09-121-3/+3
* timestamps: Mostly remove struct timestamp_cacheKyösti Mälkki2019-09-121-16/+13
* timestamps: Refactor CBMEM hookKyösti Mälkki2019-09-121-38/+44
* mb/google/hatch: Configure SATA DEVSLP pad reset config to PLT_RSTAamir Bohra2019-09-121-0/+2
* soc/intel/cannonlake: Add config for sata devslp pad reset configurationAamir Bohra2019-09-122-0/+15
* soc/intel/{cnl, icl}: Cache the TSEG regionSubrata Banik2019-09-122-0/+6
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-03 06:48:07 +0000