index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
Commit message (
Expand
)
Author
Age
Files
Lines
*
soc/fsp_broadwell_de: Add support for GPIO handling
Werner Zeh
2017-10-19
7
-0
/
+275
*
cpu/x86: add AMD registers to SMM save state
John E. Kabat Jr
2017-10-19
1
-1
/
+6
*
sb/intel/bd82x6x: Add new USB currents
Vagiz Trakhanov
2017-10-19
1
-1
/
+3
*
nb/sandybridge: Add a kconfig option to ignore XMP max DIMMs
Vagiz Trakhanov
2017-10-19
2
-1
/
+13
*
src/vendorcode/amd: Use AR variable in Makefiles
Martin Roth
2017-10-19
6
-6
/
+6
*
AGESA f14: Fix DDI maps in OemCustomize.c
Kyösti Mälkki
2017-10-19
7
-28
/
+14
*
AGESA: Split long lines in OemCustomize.c
Kyösti Mälkki
2017-10-19
17
-91
/
+440
*
AGESA f14: Drop PlatformGnbPcieComplex.h
Kyösti Mälkki
2017-10-19
22
-828
/
+101
*
pcengines/apu2: Add timestamps to romstage
Michał Żygowski
2017-10-19
1
-0
/
+11
*
Enable time stamp collection by default on x86
Paul Menzel
2017-10-19
1
-0
/
+1
*
google/chromeec: Do not set wake mask before logging EC events
Furquan Shaikh
2017-10-19
2
-4
/
+14
*
mb/google/poppy: Log EC events during S0ix resume
Furquan Shaikh
2017-10-19
3
-0
/
+12
*
ec/google/chromeec: Export google_chromeec_log_events in ec.h
Furquan Shaikh
2017-10-19
2
-1
/
+4
*
soc/intel/skylake: Probe XHCI for wake source for Internal PME
Furquan Shaikh
2017-10-19
1
-0
/
+10
*
soc/intel/skylake: Prevent false logs in pch_xhci_port_wake_check
Furquan Shaikh
2017-10-19
1
-0
/
+5
*
soc/intel/skylake: Define mask for SMI handlers that can be run in SCI mode
Furquan Shaikh
2017-10-19
1
-0
/
+18
*
soc/intel/skylake: Support logging wake source in SMM
Furquan Shaikh
2017-10-19
2
-0
/
+9
*
soc/intel/skylake: Move power_state functions to pmutil.c
Furquan Shaikh
2017-10-19
3
-106
/
+68
*
soc/intel/skylake: Use PCH_DEV_* instead of PCH_DEVFN_*
Furquan Shaikh
2017-10-19
1
-25
/
+24
*
soc/intel/skylake: Use newly added pmc_read_pm1_control
Furquan Shaikh
2017-10-19
1
-3
/
+2
*
soc/intel/apollolake: Use newly added pmc_read_pm1_control
Furquan Shaikh
2017-10-19
1
-1
/
+1
*
soc/intel/common/block/pmc: Add helper routines to read/write PM1_CNT
Furquan Shaikh
2017-10-19
2
-9
/
+24
*
soc/intel/common/block/pmc: Add new function pmc_fill_pm_reg_info
Furquan Shaikh
2017-10-19
2
-2
/
+15
*
elog: Support logging S0ix sleep/wake info in elog
Furquan Shaikh
2017-10-19
2
-0
/
+41
*
mainboard/intel/cannonlake_rvp: Enable hardware P state control
Vaibhav Shankar
2017-10-18
2
-0
/
+6
*
arch/x86: restore forwarding table on resume for EARLY_EBDA_INIT
Aaron Durbin
2017-10-18
2
-1
/
+45
*
soc/intel/cannonlake: Set platform Debug Probe Type
Lijian Zhao
2017-10-18
2
-0
/
+11
*
intel/cannonlake_rvp: Enable Audio DSP
Lijian Zhao
2017-10-18
2
-0
/
+6
*
intel/cannonlake_rvp: Declare PCIE clock usage
Lijian Zhao
2017-10-18
2
-0
/
+60
*
soc/intel/cannonlake: Update PCIE CLKREQ programing
Lijian Zhao
2017-10-18
4
-4
/
+36
*
soc/intel/cannonlake: Add finalize function
Lijian Zhao
2017-10-18
4
-0
/
+263
*
google/snappy: Override USB2 strength by SKUID
Kevin Chiu
2017-10-18
1
-0
/
+37
*
mb/google/fizz: skip reading SPD data when DUT resumes from S3
Gaggery Tsai
2017-10-18
1
-0
/
+5
*
soc/intel/cannonlake: Calculate soc reserved memory size
Subrata Banik
2017-10-18
1
-0
/
+15
*
soc/intel/cannonlake: Use EBDA area to store cbmem_top address
Subrata Banik
2017-10-18
5
-49
/
+76
*
soc/intel/cannonlake: Refactor memory layout calculation
Subrata Banik
2017-10-18
1
-48
/
+119
*
soc/intel/cannonlake: Create acpi_get_sleep_type() to get previous sleep state
Subrata Banik
2017-10-18
1
-2
/
+8
*
google/chromeec: Drain all MKBP events while clearing host events
Furquan Shaikh
2017-10-18
1
-0
/
+5
*
google/chromeec: Add new helper function to read MKBP events
Furquan Shaikh
2017-10-18
2
-0
/
+21
*
intel/cannonlake_rvp: enable HS400
Bora Guvendik
2017-10-17
2
-0
/
+2
*
soc/amd/stoneyridge: clean up chip.h
Martin Roth
2017-10-17
1
-6
/
+0
*
soc/intel/common/block/pmc: Move pmc_disable_all_gpe to romstage
Furquan Shaikh
2017-10-17
2
-3
/
+15
*
amd/agesa: Remove redundant UDELAY_LAPIC selection
Paul Menzel
2017-10-17
5
-5
/
+0
*
sandybridge/acpi: remove unnessary check of PCI IDs
Vagiz Trakhanov
2017-10-16
2
-7
/
+2
*
nb/intel: Add Ivy Bridge Server (Xeon-E3v2) PCI IDs
Vagiz Trakhanov
2017-10-16
3
-1
/
+9
*
arch/x86: initialize EBDA in S3 and S0/S5 path
Aaron Durbin
2017-10-16
1
-5
/
+0
*
soc/intel/common: sanity check ebda signature
Aaron Durbin
2017-10-16
3
-2
/
+15
*
drivers/elog: Fix debug build errors
John E. Kabat Jr
2017-10-16
2
-2
/
+3
*
intel/cannonlake_rvp: Modify memory parameters to support LP4 board
Lijian Zhao
2017-10-16
2
-34
/
+10
*
cpu/amd: Fix spelling of *implementation*
Paul Menzel
2017-10-16
2
-2
/
+2
[next]