summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* soc/amd/picasso/uart: add missing device/device.h includeFelix Held2021-01-141-0/+1
* soc/amd/cezanne: add remaining non-ACPI parts of UART supportFelix Held2021-01-141-0/+35
* soc/amd/cezanne: add AOAC supportFelix Held2021-01-145-1/+77
* mb/amd/majolica: use integrated UART as consoleFelix Held2021-01-141-0/+1
* soc/amd/cezanne: add console UART supportFelix Held2021-01-147-0/+87
* soc/amd/stoneyridge: use SOC_AMD_COMMON_BLOCK_UARTFelix Held2021-01-145-28/+11
* soc/amd/common/block/uart/Makefile: use all targetFelix Held2021-01-141-7/+1
* soc/amd/piasso/uart: move get_uart_base prototype to common code headerFelix Held2021-01-144-3/+12
* soc/amd/common/uart: move CONSOLE_UART_BASE_ADDRESS back to SoC codeFelix Held2021-01-142-14/+8
* soc/amd/picasso: remove broken and unused legacy UART supportFelix Held2021-01-144-99/+1
* mb/google/dedede/var/boten: Support ELAN i2c-hid touchscreen for botenflexStanley Wu2021-01-141-0/+20
* soc/amd/picasso: Disable CBFS MCACHERaul E Rangel2021-01-131-0/+1
* sb/intel: Add CBMC entries in GNVSKyösti Mälkki2021-01-1310-5/+20
* cpu/x86/smm: Pass GNVS with smm_module_loader v2Kyösti Mälkki2021-01-131-0/+2
* ACPI: Have single call-site for acpi_inject_nvsa()Kyösti Mälkki2021-01-1322-102/+4
* mb/google/kahlee,zork: Use mainboard_fill_gnvs()Kyösti Mälkki2021-01-134-28/+24
* ACPI: Add common acpi_fill_gnvs()Kyösti Mälkki2021-01-1317-87/+14
* soc/amd: Rename to soc_fill_gnvs()Kyösti Mälkki2021-01-133-30/+13
* soc/amd: Rename to pm_fill_gnvs()Kyösti Mälkki2021-01-134-13/+9
* mb/google/volteer/variants/delbin: Update PL1 min and max for DelbinDeepika Punyamurtula2021-01-131-5/+5
* sb/intel/bd82x6x: Correct xHCI sleep workaroundAngel Pons2021-01-132-43/+77
* mb/google/volteer: Add CSE Lite SKU support to Copanohao_chou2021-01-131-0/+1
* soc/intel/tigerlake: Disable TC cold supportSrinidhi N Kaushik2021-01-131-0/+3
* soc/intel: rename uart_max_indexMichael Niewöhner2021-01-129-10/+10
* mb/google/brya: Initialize overridetree.cbEric Lai2021-01-122-0/+300
* mb/google/brya: Add gpio tableEric Lai2021-01-121-2/+371
* mb/google/volteer: Configure Voxel USB2 ports for Type CJohn Zhao2021-01-121-0/+3
* soc/intel/denverton_ns: Drop redundant `DEFAULT_ACPI_BASE`Angel Pons2021-01-122-2/+1
* cpu/x86/sipi_vector: Simplify loop getting unique CPU numberPatrick Rudolph2021-01-121-3/+2
* device/pci_device.c: Use same indents for switch/caseFelix Singer2021-01-121-1/+1
* soc/intel/common/pcie: Add helper function for getting mask of enabled portsFurquan Shaikh2021-01-123-0/+58
* device: Use __pci_0_00_0_config in config_of_soc()Furquan Shaikh2021-01-121-5/+6
* soc/intel/alderlake: Add PCH ID 0x5182Subrata Banik2021-01-123-1/+4
* drivers/genesyslogic/gl9763e: Add HS400ES compatibility settingsBen Chuang2021-01-122-0/+9
* mb/google/zork/var/vilboz: Fix FW_CONFIG_SHIFT_WWAN valueJohn Su2021-01-121-1/+1
* cpu/intel/haswell: Add delay for TPM before Flex Ratio rebootAngel Pons2021-01-111-0/+5
* cpu/intel/haswell: Allow tuning VR for C-state operationsAngel Pons2021-01-112-2/+50
* cpu/intel/haswell: Raise PSI1 threshold to 20AAngel Pons2021-01-111-1/+1
* cpu/intel/haswell: Enable turbo ratio if availableAngel Pons2021-01-111-4/+7
* cpu/intel/haswell: Do not set PMG_IO_CAPTURE_BASE MSRAngel Pons2021-01-111-6/+0
* mb/google/octopus: add audio codec into SSFC support for MeepTony Huang2021-01-113-0/+23
* drivers/genesyslogic/gl9763e: Fix boot on eMMC failed issue on VolteerRenius Chen2021-01-112-0/+16
* soc/intel/{icl,tgl,jsl,ehl}: add LPIT supportMichael Niewöhner2021-01-118-0/+12
* soc/intel/skl: add SLP_S0 residency register and enable LPIT supportMichael Niewöhner2021-01-112-0/+2
* soc/intel/cnl: add SLP_S0 residency register and enable LPIT supportMichael Niewöhner2021-01-112-0/+3
* acpi,soc/intel/common: add support for Intel Low Power Idle TableMichael Niewöhner2021-01-117-1/+182
* {soc,vc,mb}/intel: Drop support for Cannon Lake SoCFelix Singer2021-01-1136-8033/+0
* mb/google/volteer: Add CSE Lite SKU support to DrobitWayne3_Wang2021-01-111-0/+1
* soc/amd/cezzane: Add a minimal chipset treeFurquan Shaikh2021-01-112-0/+9
* soc/intel/common/uart: Use simple(_s_) variants of PCI functionsFurquan Shaikh2021-01-111-41/+34
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-02 03:24:02 +0000