summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* nvidia/tegra124: Adjust memlayout to Chrome OS toolchainStefan Reinauer2016-07-311-3/+3
* google/gale: Change board ID definition.Kan Yan2016-07-312-3/+6
* Update degree symbol to utf-8 encoding in commentsMartin Roth2016-07-313-6/+6
* Remove extra newlines from the end of all coreboot files.Martin Roth2016-07-31109-122/+0
* intel/wifi: Include conditionally in the buildKyösti Mälkki2016-07-317-18/+11
* mainboard/bap/ode_e21XX: Add board supportFabian Kunkel2016-07-3012-54/+894
* mainboard/bap/ode_e21XX: Add copy of amd/olivehillplusFabian Kunkel2016-07-3023-0/+1823
* chromeos mainboards: remove chromeos.aslAaron Durbin2016-07-30126-675/+514
* google/reef: Use GPE0_DW1_15 as wake signal for touchpadFurquan Shaikh2016-07-301-1/+1
* soc/intel/apollolake: Include gpe.h in chip.hFurquan Shaikh2016-07-301-0/+1
* skylake: fix VSDIO is at 0.8V when SDCard is not insertedZhuo-hao.Lee2016-07-291-0/+16
* soc/intel/apollolake: Remove PEIM GFX from normal mode and S3 resumeAbhay Kumar2016-07-293-2/+26
* google/gru & kevin: Update DRAM configurationLin Huang2016-07-285-218/+236
* rockchip/rk3399: sdram: correct controller vref settingLin Huang2016-07-281-9/+76
* drivers/intel/fsp2_0: Update the copyrightsLee Leahy2016-07-2810-8/+25
* google/reef: Write protect GPIO relative to bank offsetSusendra Selvaraj2016-07-281-2/+2
* soc/intel/apollolake: Update FSP Header files for version 146_30Brandon Breitenstein2016-07-282-11/+86
* intel/apollolake: Update gnvs for dptfShaunak Saha2016-07-282-0/+17
* intel/apollolake: Add soc specific DPTF valuesShaunak Saha2016-07-281-0/+44
* intel/common: Add ASL code for DPTFShaunak Saha2016-07-285-0/+738
* intel/common/opregion.c: only write 16 bytes to 16 byte fieldMartin Roth2016-07-281-1/+1
* arch/riscv: Refactor bootblock.SJonathan Neuschäfer2016-07-283-124/+55
* arch/riscv: Only initialize virtual memory if it's availableJonathan Neuschäfer2016-07-281-10/+16
* arch/riscv: Remove spinlock code from atomic.hJonathan Neuschäfer2016-07-281-29/+0
* intel/fsp1_1: Add C entry support to locate FSP Temp RAM InitSubrata Banik2016-07-284-5/+85
* skylake/devicetree: Add LPC EC decode rangeSubrata Banik2016-07-284-4/+8
* skylake/mainboard: Define mainboard hook in bootblockSubrata Banik2016-07-2811-24/+28
* soc/intel/skylake: Add C entry bootblock supportSubrata Banik2016-07-2813-117/+103
* soc/intel/skylake: Do cache as ram and prepare for C entrySubrata Banik2016-07-284-134/+156
* soc/intel/skylake: Use init_vbnv_cmos from vboot vbnvFurquan Shaikh2016-07-281-23/+4
* soc/intel/broadwell: Use init_vbnv_cmos from vboot vbnvFurquan Shaikh2016-07-281-24/+4
* chromeos/gnvs: Clean up use of vboot handoffFurquan Shaikh2016-07-281-13/+4
* chromeos: Clean up elog handlingFurquan Shaikh2016-07-2818-87/+34
* google/urara: Provide dummy implementations of rec/dev functionsFurquan Shaikh2016-07-281-0/+12
* qualcomm/gale: Add required files to enable elog in ramstageFurquan Shaikh2016-07-282-0/+6
* qualcomm/storm: Add required files to enable elog in ramstageFurquan Shaikh2016-07-282-0/+5
* i2c/ww_ring: Add ww_ring files to ramstageFurquan Shaikh2016-07-281-0/+3
* google/chromeos: Use vboot bootmode functions for elog add boot reasonFurquan Shaikh2016-07-281-14/+1
* bootmode: Get rid of CONFIG_BOOTMODE_STRAPSFurquan Shaikh2016-07-2832-96/+86
* vboot: Separate vboot from chromeosFurquan Shaikh2016-07-2894-299/+309
* drivers/intel/fsp2_0: Update MRC cache with dead version in recoveryFurquan Shaikh2016-07-271-0/+10
* soc/intel/common: Store MRC data in next available slot in the cacheFurquan Shaikh2016-07-271-1/+7
* mainboard/google/slippy: remove unobtainable mainboardAaron Durbin2016-07-2730-2139/+0
* mainboard/google/bolt: remove unobtainable mainboardAaron Durbin2016-07-2730-2152/+0
* soc/intel/apollolake: Disable monitor mwaitBora Guvendik2016-07-271-0/+3
* Rename VB_SOURCE to VBOOT_SOURCE for increased clarityPaul Kocialkowski2016-07-272-2/+2
* chromeec: Use CHROMEEC_SOURCE with fallback instead of hardcoding pathPaul Kocialkowski2016-07-271-2/+4
* arch/x86: Add bootblock and postcar support for SOC MTRR accessLee Leahy2016-07-272-0/+11
* cpu/x86: Support CPUs without rdmsr/wrmsr instructionsLee Leahy2016-07-2713-128/+148
* nb/intel/x4x: Fix CAS latency detection and max memory detectionDamien Zammit2016-07-272-96/+45
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-09 18:36:35 +0000