summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* cpu/intel/speedstep: Constify `get_cst_entries()`Angel Pons2021-10-1928-36/+36
* soc/intel: Constify `soc_get_cstate_map()`Angel Pons2021-10-1911-13/+13
* acpi/acpigen: Constify CST functions' pointersAngel Pons2021-10-196-8/+8
* soc/intel/*/acpi.c: Don't copy structs with `memcpy()`Angel Pons2021-10-196-6/+6
* arch/x86: Increase MAX_SMBIOS_SIZETim Wawrzynczak2021-10-191-1/+1
* soc/amd/common/block/include/psp_efs: don't typedef structFelix Held2021-10-192-3/+3
* soc/amd/common/block/include/psp_efs: rename embedded_firmware elementsFelix Held2021-10-191-2/+2
* mb/google/guybrush/dewatt: update DRAM tableKenneth Chan2021-10-193-15/+20
* sc7280: Add GSI FW download supportRavi Kumar Bokka2021-10-181-0/+8
* ACPI: Have common acpi_fill_mcfg()Kyösti Mälkki2021-10-1825-180/+9
* cpu/x86/cpu_info.S: Remove ebx save/restoreRaul E Rangel2021-10-181-3/+1
* cpu/x86/smm/smm_stub: Remove cpu_infoRaul E Rangel2021-10-181-31/+1
* arch/x86/assembly_entry: Remove cpu_infoRaul E Rangel2021-10-181-3/+0
* arch/x86,cpu/x86,lib/thread: Remove usage of cpu_info from lib/threadRaul E Rangel2021-10-186-23/+15
* intel/tigerlake: Add missing IRQ for CNViSean Rhodes2021-10-181-0/+1
* soc/skylake: Make VT-d controllable from CMOS optionSean Rhodes2021-10-184-5/+10
* mb/intel/adlrvp_m: Enable retimer force power gpioBernardo Perez Priego2021-10-181-1/+4
* cpu/intel/hyperthreading: Use initial LAPIC IDsKyösti Mälkki2021-10-181-8/+12
* cpu/intel/hyperthreading: Use cpuid_get_max_func()Kyösti Mälkki2021-10-181-3/+5
* cpu/intel/hyperthreading: Use CPUID leaf 0xb without X2APICKyösti Mälkki2021-10-181-6/+4
* cpu/x86/lapic: Drop xapic_write_atomic()Kyösti Mälkki2021-10-182-15/+4
* sb/amd/cimx/sb800: Clear IOAPIC vectors only onceKyösti Mälkki2021-10-173-8/+1
* drivers/generic/ioapic: Drop enable_virtual_wireKyösti Mälkki2021-10-178-17/+3
* soc/intel/skylake: switch to common ACPI codeMichael Niewöhner2021-10-179-426/+64
* soc/intel/{common,apl,glk}: guard PM Timer option on SoCs w/o PM TimerMichael Niewöhner2021-10-172-0/+7
* soc/intel/*: only enable PM Timer emulation if the PM Timer is disabledMichael Niewöhner2021-10-171-1/+1
* soc/intel: transition full control over PM Timer from FSP to corebootMichael Niewöhner2021-10-177-2/+66
* soc/intel/{skl,cnl,dnv}: disable PM ACPI timer if chosenMichael Niewöhner2021-10-175-0/+32
* soc/intel: implement ACPI timer disabling per SoC and drop common codeMichael Niewöhner2021-10-1713-28/+5
* soc/intel: move disabling of PM Timer to SoC PMC codeMichael Niewöhner2021-10-1710-45/+45
* soc/intel/common: add possiblity to override GPE0 to acpi_fill_soc_wakeMichael Niewöhner2021-10-172-8/+10
* soc/intel/common/acpi: drop `RTC_EN` from static wake bits maskMichael Niewöhner2021-10-171-1/+1
* soc/intel: deduplicate acpi_fill_soc_wakeMichael Niewöhner2021-10-178-105/+1
* soc/intel/skylake: switch to common GNVSMichael Niewöhner2021-10-1720-109/+19
* soc/intel/common: add SGX fields to GNVSMichael Niewöhner2021-10-172-0/+7
* drivers/emulation/qemu: Add missing include for MMIONico Huber2021-10-171-0/+1
* Skylake boards: Drop setting useless `IRQ_SLOT_COUNT`Angel Pons2021-10-1712-48/+0
* cpu/x86/lapic: Only deliver ExtINT to BSPKyösti Mälkki2021-10-171-1/+6
* soc/amd/stoneyridge/include/iomap: rename I2C[ABCD]_BASE_ADDRESS definesFelix Held2021-10-165-17/+17
* soc/intel/dnv_ns: enable uCode PM Timer emulationMichael Niewöhner2021-10-162-0/+3
* soc/intel/pmc: add a note about legacy OSes/payloads to PM Timer KconfigMichael Niewöhner2021-10-161-0/+7
* soc/intel/{common,skl}: set ACPI_FADT_PLATFORM_CLOCK based on KconfigMichael Niewöhner2021-10-162-4/+8
* mb/google/brya/var/taeko: Add fw_config probe for GL9750 and RTS5232SJoey Peng2021-10-161-0/+4
* mb/google/brya/variants/primus: To fine tune WWAN power sequencingAriel Fang2021-10-164-3/+26
* mb/google/brya/var/taeko: Include driver for GL9763E for eMMC boot diskKevin.Chang2021-10-151-0/+1
* mb/google/guybrush/bootblock: add comment about LPC_LDRQ0_PU,PD_ENFelix Held2021-10-151-0/+2
* mb/google/guybrush/bootblock: drop redundant clearing of LPC decodesFelix Held2021-10-151-2/+5
* soc/amd/common: move configure_espi_with_mb_hook implementationFelix Held2021-10-152-5/+8
* soc/amd: make configure_espi_with_mb_hook call conditionalFelix Held2021-10-153-10/+13
* soc/amd/common/include/espi: rename configure_espiFelix Held2021-10-153-3/+3
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-12 19:33:50 +0000