summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* src/mainboard: Add and update license headersMartin Roth2018-06-0290-69/+1023
* soc/intel/common: Add edge trigger configuartion for IOAPIC IRQ modeAamir Bohra2018-06-021-0/+3
* console: Fix regression on LATE_CBMEM_INITKyösti Mälkki2018-06-011-2/+4
* mb/google/nautilus: Add "rotation" controljimlai2018-06-011-0/+1
* src/cpu: Remove unneeded includesElyes HAOUAS2018-06-0110-28/+0
* soc/intel/cannonlake: Get rid of device_tElyes HAOUAS2018-06-016-10/+10
* soc/intel/broadwell: Get rid of device_tElyes HAOUAS2018-06-0112-65/+68
* mb/google/octopus: Enable RT5682 headset codec for BIP boardNaveen Manohar2018-06-015-7/+34
* drivers/intel/wifi: Add PCI ID for Intel TP2 Wi-FiFurquan Shaikh2018-06-012-0/+3
* mb/google/rambi: Set SMI mask using google_chromeec_events_initFurquan Shaikh2018-06-011-3/+1
* ec/google/chromeec: Initialize SMI mask in google_chromeec_events_initFurquan Shaikh2018-06-012-1/+4
* superio/nuvoton/npcd378: Add PSU fan controlPatrick Rudolph2018-06-014-2/+111
* mb/google/fizz: Add USB port infoEmil Lundmark2018-06-014-1/+203
* soc/amd/stoneyridge: Add ACPI device name lookupMarc Jones2018-06-011-0/+12
* soc/intel/broadwell: decouple PEI memory struct from coreboot headerMatt DeVillier2018-05-312-4/+108
* arch/x86/include/arch: Remove space after __attribute__Elyes HAOUAS2018-05-311-2/+2
* i210: Add additional PCI-ID to the i210 driverWerner Zeh2018-05-311-1/+1
* mainboard/google/kahlee: Add careena variantMartin Roth2018-05-3114-2/+387
* mb/google/poppy/variants/nocturne: configure the FPMCU interfaceVincent Palatin2018-05-312-9/+25
* soc/{amd,intel}: Use CACHE_ROM_(BASE|SIZE)Nico Huber2018-05-316-9/+9
* {cpu,drivers,nb,soc}/intel: Use CACHE_ROM_BASE where appropriateNico Huber2018-05-3110-12/+10
* cpu/x86/mtrr: Prepare for ROM_SIZE > 16MiBNico Huber2018-05-311-4/+14
* cpu/x86/mtrr: Get rid of CACHE_ROM_SIZE_OVERRIDENico Huber2018-05-3113-75/+25
* soc/intel/skylake: Select common P2SB codeSubrata Banik2018-05-313-22/+24
* Remove VIA vt8237r southbridge supportKyösti Mälkki2018-05-3122-3282/+0
* Remove VIA C7 CPU supportKyösti Mälkki2018-05-314-263/+0
* Remove VIA C3 CPU supportKyösti Mälkki2018-05-314-73/+0
* Remove VIA VX800 northbridge supportKyösti Mälkki2018-05-3131-6153/+0
* Remove VIA CX700 northbridge supportKyösti Mälkki2018-05-3114-3137/+0
* Remove VIA CN700 northbridge supportKyösti Mälkki2018-05-3110-1263/+0
* mb/via/epia-m700: Remove boardKyösti Mälkki2018-05-3113-1808/+0
* mb/via/vt8454c: Remove boardKyösti Mälkki2018-05-3113-1095/+0
* Remove all VIA CN700 boardsKyösti Mälkki2018-05-3150-1714/+0
* Remove AMD K8 cpu and northbridge supportKyösti Mälkki2018-05-3162-20024/+2
* Remove southbridges after K8 board removalsKyösti Mälkki2018-05-3184-11467/+0
* Remove all AMD K8 boardsKyösti Mälkki2018-05-31521-68486/+1
* mb/msi/ms9652_fam10: Fix dependency on amdk8/util.aslKyösti Mälkki2018-05-312-1/+330
* AGESA binaryPI: Remove dependency on K8 headersKyösti Mälkki2018-05-312-2/+25
* mainboard/google/kahlee: move grunt's chromeos.fmd to baseboardMartin Roth2018-05-302-1/+2
* mainboard/google/kahlee: move SPDs to variants/baseboard/spdMartin Roth2018-05-309-2/+2
* soc/intel/cannonlake: Enable IDT and expection handling support for all stagesAamir Bohra2018-05-301-0/+1
* src/northbridge: Add and update license headersMartin Roth2018-05-2939-26/+521
* src/southbridge: Add and update license headersMartin Roth2018-05-2930-19/+405
* src/soc: Add and update license headersMartin Roth2018-05-2946-253/+416
* chromeec platforms: Update ACPI throttle handler callMartin Roth2018-05-292-7/+9
* mainboard/hp/dl145_g1: Remove empty WAK ACPI methodMartin Roth2018-05-291-3/+0
* southbridge/intel/bd82x6x: Remove unused argument from ACPI methodMartin Roth2018-05-292-5/+16
* sb/intel/{bd82x6x,ibexpeak}: Fix out of bounds access in intel_me_status()Nicola Corna2018-05-292-6/+20
* arch/x86: Define HPET_ADDRESS_OVERRIDEKyösti Mälkki2018-05-281-0/+3
* fsp_broadwell_de: Select TSC_MONOTONIC_TIMER by defaultDavid Hendricks2018-05-281-0/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-05 20:01:19 +0000