summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* soc/sifive/fu540: Get SDRAM controller out of resetPhilipp Hug2018-09-131-0/+34
* soc/sifive/fu540: Update clock settings according SiFive bootloaderPhilipp Hug2018-09-131-8/+30
* uart/sifive: make divisor configurablePhilipp Hug2018-09-133-5/+20
* src/mainboard/*/*: Set Mini-ITX boards' category to "mini"Angel Pons2018-09-133-3/+3
* src/*/intel: introduce warning when building with no IFDAngel Pons2018-09-134-1/+26
* src/*/intel/: clarify Kconfig options regarding IFDStefan Tauner2018-09-1320-18/+33
* soc/sifive/fu540: Initialize PLL and clockPhilipp Hug2018-09-122-0/+202
* mainboards: Add SMMSTORE region in chromeos configsPatrick Georgi2018-09-1227-27/+54
* soc/amd/stoneyridge: Fix more GPIO functionsJonathan Neuschäfer2018-09-121-5/+5
* rammus: add SPD mapping for rammus and shyvana supportkane_chen2018-09-123-1/+36
* amd/stoneyridge: Enable BERT table generationMarshall Dawson2018-09-111-0/+9
* amd/stoneyridge: Set BERT region size when no TSEG usedMarshall Dawson2018-09-111-3/+7
* soc/intel/baytrail: Remove trailing space in log messagePaul Menzel2018-09-111-3/+3
* src/device/dram: Fix typoElyes HAOUAS2018-09-111-1/+1
* soc/sifive: fix compiler warningPhilipp Hug2018-09-101-1/+1
* soc/sifive/fu540: Makefile: include mtime_init in ramstagePhilipp Hug2018-09-103-0/+3
* mb/google/poppy/variants/nami: Add SPD for two memory partsRen Kuo2018-09-103-2/+66
* soc/sifive/fu540: Add driver for OTP memoryPhilipp Hug2018-09-103-0/+129
* mainboard/google/poppy/variants/rammus: Enable DA7219marxwang2018-09-101-0/+17
* soc/intel/cannonlake: Correct number of root ports for CNL PCH HMaulik V Vaghela2018-09-101-0/+1
* riscv: update misaligned memory access exception handlingXiang Wang2018-09-105-68/+652
* soc/sifive/fu540: add CLINT supportXiang Wang2018-09-104-7/+42
* riscv: update mtime initializationXiang Wang2018-09-108-3/+73
* complier.h: add __noreturn and use it in code baseAaron Durbin2018-09-1011-22/+25
* mb/google/poppy: Set UPD CmdTriStateDis for NocturneShaunak Saha2018-09-101-0/+3
* soc/intel/skylake: Add support for CmdTriStateDis UPD in devicetreeShaunak Saha2018-09-102-0/+4
* drivers/vpd: Add VPD supportPatrick Rudolph2018-09-0916-140/+206
* mainboard/google/kahlee: Reset trackpad & touchscreenMartin Roth2018-09-091-0/+8
* mb/google/poppy/variants/atlas: enable NVMeCaveh Jalali2018-09-072-4/+18
* lib/gpio.c: Fix _gpio_base3_value invalid shiftRichard Spiegel2018-09-071-2/+13
* amd/stoneyridge: Construct ACPI BERT tableMarshall Dawson2018-09-071-0/+23
* amd/stoneyridge: Construct BERT region from machine checkMarshall Dawson2018-09-071-0/+129
* amd/stoneyridge: Create an MCA structureMarshall Dawson2018-09-071-17/+26
* amd/stoneyridge: Relocate MCA error identificationMarshall Dawson2018-09-074-56/+79
* amd/stoneyridge: Adjust memory map for reservedMarshall Dawson2018-09-071-2/+20
* amd/fam15: Add more MCA informationMarshall Dawson2018-09-071-0/+166
* x86/acpi: Add BERT tableMarshall Dawson2018-09-072-0/+29
* x86/acpi: Add BERT to the revision tableMarshall Dawson2018-09-071-0/+2
* arch/x86: Add BERT region support functionsMarshall Dawson2018-09-074-0/+720
* include/cper.h: Add max of enumMarshall Dawson2018-09-071-0/+1
* wedge100s: Add TPM supportMikolaj Walczak2018-09-072-1/+7
* fsp_broadwell_de: enable spi consoleOkash Khawaja2018-09-074-4/+8
* mb/google/octopus: Configure H1 interrupt pad using Rx level configFurquan Shaikh2018-09-066-8/+8
* qemu-q35: Use the TSC for udelayMichael van der Westhuizen2018-09-062-0/+2
* wedge100s: enable mrc cache in fmapOkash Khawaja2018-09-062-1/+4
* mainboard/google/poppy/variants/rammus: Enable GSPI clock for bus 0.kane_chen2018-09-061-0/+4
* soc/intel/cannonlake: Fix Coverity Scan reportLijian Zhao2018-09-061-2/+2
* mediatek: Refactor memory test code among similar SoCsTristan Shieh2018-09-065-312/+314
* mb/google/poppy/variants/nocturne: Enable DMIC CLK0/DATA0Sathyanarayana Nujella2018-09-061-4/+4
* soc/intel/common: Add function to set BILD bit in RTCRizwan Qureshi2018-09-062-2/+10