summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* sb/intel/nm10: Fix enabling HPETArthur Heymans2019-10-062-2/+8
* mb/ocp/monolake: Add GPIO table to initialize custom configsJingle Hsu2019-10-061-0/+162
* device/pci: Enable full 16-bit VGA port i/o decodingNico Huber2019-10-064-1/+46
* cpu/intel/model_2065x/bootblock: Remove dead codeArthur Heymans2019-10-061-52/+0
* mb/{lenovo/x201,packardbell/ms2290}: Remove unused ACPI symbolsArthur Heymans2019-10-062-8/+0
* nb/intel/nehalem: Don't run graphic init on S3 resumeArthur Heymans2019-10-061-1/+2
* nb/intel/nehalem: Move PCH init to sb/intel/ibexpeakArthur Heymans2019-10-067-83/+98
* nb/intel/nehalem: Move romstage boilerplate to a common locationArthur Heymans2019-10-066-202/+147
* nb/intel/nehalem: Don't link walkcbfs.S in romstageArthur Heymans2019-10-061-1/+0
* sb/intel/ibexpeak: Don't clear PMBASE regs in romstageArthur Heymans2019-10-062-66/+0
* sb/intel/ibexpeak: Implement USB current settingsArthur Heymans2019-10-065-47/+165
* intel/ibexpeak boards: Remove undocumented reset defaults from RCBA replayArthur Heymans2019-10-062-38/+0
* intel/ibexpeak boards: Remove handled RCBA entries from replayArthur Heymans2019-10-062-36/+20
* sb/intel/ibexpeak: Fix enabling HPETArthur Heymans2019-10-061-0/+1
* sb/intel/ibexpeak: Implement PCH function disable in chip_opsArthur Heymans2019-10-067-33/+140
* nb/intel/nehalem: Remove bogus GT PM initArthur Heymans2019-10-061-430/+3
* nb/intel/nehalem: Disable PEG and IGD based on devicetreeArthur Heymans2019-10-064-3/+26
* nb/nehalem: Remove bogus MCHBAR writesArthur Heymans2019-10-062-51/+0
* sb/intel/ibexpeak: Add CIR initializationArthur Heymans2019-10-065-34/+120
* intel/fsp_broadwell_de: Rename from xx_DEV_FUNCKyösti Mälkki2019-10-063-24/+5
* soc/intel/common/block/p2sb/p2sb: Add missing PCI IDsPatrick Rudolph2019-10-052-0/+8
* kontron/986lcd-m,roda/rk886ex: Drop secondary PCI resetKyösti Mälkki2019-10-054-17/+0
* intel/i945,i82801gx: Refactor early PCI bridge resetKyösti Mälkki2019-10-055-35/+26
* intel/fsp_baytrail: Define PCH_DEV_SLOT_I2C1Kyösti Mälkki2019-10-052-3/+5
* intel/fsp_baytrail: Rename from xx_DEV_FUNCKyösti Mälkki2019-10-054-65/+63
* sb,nb/intel/fsp_rangeley: Rename from xx_DEV_FUNCKyösti Mälkki2019-10-052-27/+27
* acpi_table_header: Replace hard-coded revision via macro and functionHimanshu Sahdev2019-10-045-5/+5
* devicetree: Fix improper use of chip_operationsKyösti Mälkki2019-10-046-23/+13
* soc/cavium/common/Makefile: Convert STACK_SIZE value to decimalElyes HAOUAS2019-10-041-1/+2
* mb/intel/{galileo,wtm2}: Use macro instead of magic numberElyes HAOUAS2019-10-042-2/+2
* mb/google/kukui: Extend FMAP to 8MB layoutHung-Te Lin2019-10-041-20/+35
* mb/facebook/fbg1701: Remove ONBOARD_MICRON_MEMFrans Hendriks2019-10-042-12/+3
* device/pci_device.c: Use verified boot to check opromFrans Hendriks2019-10-042-3/+9
* soc/skl/vr_config: fix KBL-U GT3 detection bugMaxim Polyakov2019-10-041-2/+4
* soc/skl/vr_config: fix GT Loadline for KBL-U/GT3Maxim Polyakov2019-10-041-1/+1
* src/pci_ids: add missing Intel Kaby Lake iGPU PCIIDsMaxim Polyakov2019-10-043-7/+38
* src/pci_ids: add missing Intel Skylake iGPU PCIIDsMaxim Polyakov2019-10-043-3/+24
* soc/skl/vr_config: set Iccmax_gt depends on CPU/GTMaxim Polyakov2019-10-041-9/+13
* mb/facebook/fbg1701: Add measured boot supportFrans Hendriks2019-10-042-0/+78
* mb/facebook/fbg1701: Add verified boot tablesFrans Hendriks2019-10-046-0/+195
* vendorcode/eltan/security/verified_boot: Add verified boot supportFrans Hendriks2019-10-044-0/+645
* vendorcode/eltan/security/mboot: Add measured boot supportFrans Hendriks2019-10-045-0/+771
* arch/x86/acpi: Add SSDT for QEMUPatrick Rudolph2019-10-041-1/+45
* cpu/intel/: Fix regression with smmrelocateKyösti Mälkki2019-10-031-1/+1
* ec/google/chromec: Default EC_GOOGLE_CHROMEEC_LPC to disabledMartin Roth2019-10-031-1/+1
* mb/[google/intel]/*: Specify Chrome EC bus - LPC or ESPIMartin Roth2019-10-0312-6/+12
* southbridge/intel: Add config option to validate firmware descriptorMathew King2019-10-032-0/+14
* sb/intel/i82801gx: Use symbolic name for register, code reworkPetr Cvek2019-10-031-5/+7
* mb/facebook/fbg1701/devicetree.cb: Use 64MB framebuffer sizeFrans Hendriks2019-10-031-1/+1
* soc/intel/braswell/chip.h: Add IGD_MEMSIZE_xxMBFrans Hendriks2019-10-031-0/+5
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-08 12:24:45 +0000