blob: 58bedda9c5ccf2762a2db9b4949e82fd315eb3fb (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
|
/* SPDX-License-Identifier: BSD-3-Clause */
#ifndef _ARCH_EXCEPTION_H
#define _ARCH_EXCEPTION_H
#include <arch/transition.h>
/* Initialize the exception handling on the current CPU. */
void exception_init(void);
/* Initialize VBAR and SP_EL3. */
void exception_init_asm(void *exception_stack_end);
/*
* Order matters for handling return values. The larger the value the higher
* the precedence.
*/
enum {
EXC_RET_IGNORED,
EXC_RET_ABORT,
EXC_RET_HANDLED,
EXC_RET_HANDLED_DUMP_STATE,
};
struct exception_handler {
int (*handler)(struct exc_state *state, uint64_t vector_id);
struct exception_handler *next;
};
/*
* Register a handler provided with the associated vector id. Returns 0 on
* success, < 0 on error. Note that registration is not thread/interrupt safe.
*/
int exception_handler_register(uint64_t vid, struct exception_handler *h);
/*
* Unregister a handler from the vector id. Return 0 on success, < 0 on error.
* Note that the unregistration is not thread/interrupt safe.
*/
int exception_handler_unregister(uint64_t vid, struct exception_handler *h);
#endif
|
