1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
|
/*
* This file is part of the coreboot project.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <cpu/x86/cache.h>
#include <cpu/x86/post_code.h>
.global bootblock_pre_c_entry
bootblock_pre_c_entry:
cache_as_ram:
post_code(0x20)
/*
* Nothing to do here on qemu, RAM works just fine without any
* initialization.
*/
/* Clear the cache memory region. This will also clear CAR GLOBAL */
movl $_car_region_start, %edi
movl $_car_region_end, %ecx
sub %edi, %ecx
shr $2, %ecx
xorl %eax, %eax
rep stosl
post_code(0x21)
movl $_car_stack_end, %esp
/* Align the stack and keep aligned for call to bootblock_c_entry() */
and $0xfffffff0, %esp
sub $4, %esp
/* Restore the BIST result and timestamps. */
movd %mm0, %ebx
movd %mm1, %eax
movd %mm2, %edx
pushl %ebx
pushl %edx
pushl %eax
before_c_entry:
post_code(0x29)
call bootblock_c_entry_bist
/* Never returns */
.Lhlt:
post_code(POST_DEAD_CODE)
hlt
jmp .Lhlt
|
