blob: 4ef3f40208ba81f0f1dae70b99b14ea96c4b93b5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <bootblock_common.h>
#include <halt.h>
#include <timestamp.h>
#include <amdblocks/amd_pci_mmconf.h>
#include <amdblocks/biosram.h>
#include <arch/bootblock.h>
#include <cpu/amd/msr.h>
#include <cpu/x86/mtrr.h>
#include <cpu/x86/lapic.h>
#define EARLY_VMTRR_FLASH 6
static void set_early_mtrrs(void)
{
/* Cache the ROM to speed up booting */
set_var_mtrr(EARLY_VMTRR_FLASH, OPTIMAL_CACHE_ROM_BASE,
OPTIMAL_CACHE_ROM_SIZE, MTRR_TYPE_WRPROT);
}
void bootblock_soc_early_init(void)
{
bootblock_early_southbridge_init();
}
asmlinkage void bootblock_c_entry(uint64_t base_timestamp)
{
enable_pci_mmconf();
set_early_mtrrs();
if (CONFIG(UDELAY_LAPIC))
enable_lapic();
bootblock_main_with_basetime(base_timestamp);
}
asmlinkage void ap_bootblock_c_entry(void)
{
enable_pci_mmconf();
set_early_mtrrs();
if (CONFIG(UDELAY_LAPIC))
enable_lapic();
void (*ap_romstage_entry)(void) = get_ap_entry_ptr();
ap_romstage_entry(); /* execution does not return */
halt();
}
|
