summaryrefslogtreecommitdiffstats
path: root/src/drivers/intel/fsp1_1/verstage.c
blob: 78866a19f79f98b0954c097878688e573498a6bd (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
/*
 * This file is part of the coreboot project.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <fsp/car.h>
#include <program_loading.h>

void *cache_as_ram_stage_main(FSP_INFO_HEADER *fih)
{
	run_romstage();
	/* Will actually never return. */
	return NULL;
}