summaryrefslogtreecommitdiffstats
path: root/src/mainboard/asrock/g41c-gs/acpi/ich7_pci_irqs.asl
blob: 3cf760b951b4f0316d87a8b4421c7f7730d3abc2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */

/*
 * This is board specific information:
 * IRQ routing for the 0:1e.0 PCI bridge of the ICH7
 */

#if CONFIG(BOARD_ASROCK_G41M_VS3_R2_0)
If (PICM) {
	Return (Package() {
		/* PCI1 SLOT 1 */
		Package() { 0x0000ffff, 0, 0, 0x11},
		Package() { 0x0000ffff, 1, 0, 0x12},
		Package() { 0x0000ffff, 2, 0, 0x13},
		Package() { 0x0000ffff, 3, 0, 0x10},

		/* PCI1 SLOT 2 */
		Package() { 0x0002ffff, 0, 0, 0x17},
		Package() { 0x0002ffff, 1, 0, 0x14},
		Package() { 0x0002ffff, 2, 0, 0x15},
		Package() { 0x0002ffff, 3, 0, 0x16},

		/* device not in lspci but in vendor DSDT */
		/* Package() { 0x0008ffff, 0, 0, 0x14}, */
	})
} Else {
	Return (Package() {
		Package() { 0x0001ffff, 0, \_SB.PCI0.LPCB.LNKB, 0},
		Package() { 0x0001ffff, 1, \_SB.PCI0.LPCB.LNKC, 0},
		Package() { 0x0001ffff, 2, \_SB.PCI0.LPCB.LNKD, 0},
		Package() { 0x0001ffff, 3, \_SB.PCI0.LPCB.LNKA, 0},

		Package() { 0x0002ffff, 0, \_SB.PCI0.LPCB.LNKH, 0},
		Package() { 0x0002ffff, 1, \_SB.PCI0.LPCB.LNKE, 0},
		Package() { 0x0002ffff, 2, \_SB.PCI0.LPCB.LNKF, 0},
		Package() { 0x0002ffff, 3, \_SB.PCI0.LPCB.LNKG, 0},

		/* device not in lspci but in vendor DSDT */
		/* Package() { 0x0008ffff, 0, \_SB.PCI0.LPCB.LNKE, 0}, */
	})
}
#else
/* CONFIG(BOARD_ASROCK_G41C_GS_R2_0) \
	|| CONFIG(BOARD_ASROCK_G41C_GS) \
        || CONFIG(BOARD_ASROCK_G41M_GS) */
If (PICM) {
	Return (Package() {
		/* PCI1 SLOT 1 */
		Package() { 0x0001ffff, 0, 0, 0x16},
		Package() { 0x0001ffff, 1, 0, 0x17},
		Package() { 0x0001ffff, 2, 0, 0x14},
		Package() { 0x0001ffff, 3, 0, 0x15},

		/* PCI1 SLOT 2 */
		Package() { 0x0002ffff, 0, 0, 0x17},
		Package() { 0x0002ffff, 1, 0, 0x14},
		Package() { 0x0002ffff, 2, 0, 0x15},
		Package() { 0x0002ffff, 3, 0, 0x16},

		/* device not in lspci but in vendor DSDT */
		/* Package() { 0x0008ffff, 0, 0, 0x14}, */
	})
} Else {
	Return (Package() {
		Package() { 0x0001ffff, 0, \_SB.PCI0.LPCB.LNKG, 0},
		Package() { 0x0001ffff, 1, \_SB.PCI0.LPCB.LNKH, 0},
		Package() { 0x0001ffff, 2, \_SB.PCI0.LPCB.LNKE, 0},
		Package() { 0x0001ffff, 3, \_SB.PCI0.LPCB.LNKF, 0},

		Package() { 0x0002ffff, 0, \_SB.PCI0.LPCB.LNKH, 0},
		Package() { 0x0002ffff, 1, \_SB.PCI0.LPCB.LNKE, 0},
		Package() { 0x0002ffff, 2, \_SB.PCI0.LPCB.LNKF, 0},
		Package() { 0x0002ffff, 3, \_SB.PCI0.LPCB.LNKG, 0},

		/* device not in lspci but in vendor DSDT */
		/* Package() { 0x0008ffff, 0, \_SB.PCI0.LPCB.LNKE, 0}, */
	})
}
#endif