summaryrefslogtreecommitdiffstats
path: root/src/mainboard/clevo/kbl-u/ramstage.c
blob: b5d67864a04f9e5293c2d3ed1ba4d9420ee79c41 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
/* SPDX-License-Identifier: GPL-2.0-only */

#include <mainboard/gpio.h>
#include <soc/ramstage.h>

/*
 * TODO:
 * - Add kill switches for WLAN, BT, LTE, CCD
 * - Add support for WoL (LAN, WLAN)
 * - Make M.2 port configurable (SATA <> PCIe)
 *   - Make SATA DevSlp configurable
 * - Make TBT port configurable (TBT <> DisplayPort)
 */

void mainboard_silicon_init_params(FSP_SIL_UPD *params)
{
	mainboard_configure_gpios();
}