src/mainboard/emulation/spike-riscv/romstage.c


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18

/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */

#include <cbmem.h>
#include <console/console.h>
#include <program_loading.h>

void main(void)
{
	console_init();

	cbmem_initialize_empty();

	//query_mem(configstring(), &base, &size);
	//printk(BIOS_SPEW, "0x%zx bytes of memory at 0x%llx\n", size, base);

	run_ramstage();
}