blob: 34e69027feb4156b27ce25cdc9e88001cfec0a85 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
/* mainboard configuration */
#include "ec.h"
/* variant configuration */
#include <variant/acpi/ec.asl>
/* Enable LID switch and provide wake pin for EC */
#define EC_ENABLE_LID_SWITCH
/*
* There is no GPIO for LID, the EC pulses WAKE# pin instead.
* There is no GPE for WAKE#, so fake it with PCI_EXP_WAKE.
*/
#define EC_ENABLE_WAKE_PIN 0x69
/* ACPI code for EC functions */
#include <ec/google/chromeec/acpi/ec.asl>
|
