blob: 7377c6c94afcdf5b809404392c5a5f20bc1b1251 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
## SPDX-License-Identifier: GPL-2.0-only
# Umbrella option to be selected by variant boards.
config BOARD_GOOGLE_CHERRY_COMMON
def_bool n
if BOARD_GOOGLE_CHERRY_COMMON
config VBOOT
select EC_GOOGLE_CHROMEEC_SWITCHES
select VBOOT_VBNV_FLASH
config BOARD_SPECIFIC_OPTIONS
def_bool y
select SOC_MEDIATEK_MT8195
select BOARD_ROMSIZE_KB_8192
select MAINBOARD_HAS_CHROMEOS
select CHROMEOS_USE_EC_WATCHDOG_FLAG if CHROMEOS
select COMMON_CBFS_SPI_WRAPPER
select SPI_FLASH
select SPI_FLASH_INCLUDE_ALL_DRIVERS
select EC_GOOGLE_CHROMEEC
select EC_GOOGLE_CHROMEEC_BOARDID
select EC_GOOGLE_CHROMEEC_SPI
select MAINBOARD_HAS_I2C_TPM_CR50 if VBOOT
select MAINBOARD_HAS_TPM2 if VBOOT
config MAINBOARD_DIR
string
default "google/cherry"
config MAINBOARD_PART_NUMBER
string
default "Cherry" if BOARD_GOOGLE_CHERRY
config DRIVER_TPM_I2C_BUS
hex
default 0x3
config DRIVER_TPM_I2C_ADDR
hex
default 0x50
# On MT8195 the SPI flash is actually using a SPI-NOR controller with its own bus.
# The number here should be a virtual value as (SPI_BUS_NUMBER + 1).
config BOOT_DEVICE_SPI_FLASH_BUS
int
default 7
config EC_GOOGLE_CHROMEEC_SPI_BUS
hex
default 0x0
endif
|
