1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
#include <baseboard/variants.h>
#include <console/console.h>
#include <gpio.h> /* src/include/gpio.h */
#include <spd_bin.h>
#include <variant/gpio.h>
#include <amdblocks/dimm_spd.h>
uint8_t __weak variant_memory_sku(void)
{
gpio_t pads[] = {
[3] = MEM_CONFIG3,
[2] = MEM_CONFIG2,
[1] = MEM_CONFIG1,
[0] = MEM_CONFIG0,
};
return gpio_base2_value(pads, ARRAY_SIZE(pads));
}
int __weak variant_mainboard_read_spd(uint8_t spdAddress,
char *buf, size_t len)
{
struct region_device spd_rdev;
u8 spd_index = variant_memory_sku();
printk(BIOS_INFO, "%s SPD index %d\n", __func__, spd_index);
if (get_spd_cbfs_rdev(&spd_rdev, spd_index) < 0) {
printk(BIOS_ERR, "Error: spd.bin not found\n");
return -1;
}
if (len != region_device_sz(&spd_rdev)) {
printk(BIOS_ERR, "Error: spd.bin is not the correct size\n");
return -1;
}
if (rdev_readat(&spd_rdev, buf, 0, len) != len) {
printk(BIOS_ERR, "Error: couldn't read spd.bin\n");
return -1;
}
return 0;
}
|
