summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel/cedarisland_crb/ramstage.c
blob: f4c716eda2c5276382665227f1ec6101a841a43e (plain)
1
2
3
4
5
6
7
8
9
10
11
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */

#include <soc/ramstage.h>
#include "include/gpio.h"

void mainboard_silicon_init_params(FSPS_UPD *params)
{
	/* configure Lewisburg PCH GPIO controller after FSP-M */
	gpio_configure_pads(gpio_table, ARRAY_SIZE(gpio_table));
}