blob: e4be9463fdba4fa7baec05e23807539acdcde660 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
|
config BOARD_PRODRIVE_ATLAS_BASEBOARD
def_bool n
select BOARD_ROMSIZE_KB_32768
select INTEL_LPSS_UART_FOR_CONSOLE
select EC_ACPI
select FSP_TYPE_IOT
select HAVE_ACPI_TABLES
select INTEL_GMA_HAVE_VBT
select MAINBOARD_HAS_TPM2
select MAINBOARD_USES_IFD_EC_REGION
select MEMORY_MAPPED_TPM
select PCIEXP_SUPPORT_RESIZABLE_BARS
select SOC_INTEL_ALDERLAKE_PCH_P
config BOARD_PRODRIVE_ATLAS
select BOARD_PRODRIVE_ATLAS_BASEBOARD
if BOARD_PRODRIVE_ATLAS_BASEBOARD
config ATLAS_ENABLE_SAGV
bool "Enable SaGv"
default n
config ATLAS_ENABLE_IBECC
bool "Enable IBECC"
help
Enables In Band Error Correction Code. It's only needed for endurance testing
and therefore not always required.
default n
config D3COLD_SUPPORT
default n
config MAINBOARD_FAMILY
string
default "PRODRIVE_ATLAS_SERIES"
config MAINBOARD_PART_NUMBER
default "Atlas ADL-P"
config MAINBOARD_DIR
default "prodrive/atlas"
config MAINBOARD_SMBIOS_MANUFACTURER
string
default "Prodrive Technologies B.V."
config DIMM_SPD_SIZE
default 512
config UART_FOR_CONSOLE
int
default 0
config CBFS_SIZE
default 0x800000
config PCIEXP_ASPM
bool
default n
help
FSP is already taking care of ASPM, which is configured through the devicetree in coreboot
on Alderlake Platforms. Disable it to save some boot time.
config PCIEXP_L1_SUB_STATE
bool
default n
help
Enabling PCIe L1 sub states is already done in FSP.
Disable it to save some boot time.
config PCIEXP_CLK_PM
bool
default n
help
Enabling PCIe clock power management is already done in FSP.
Disable it to save some boot time
# This platform has limited means to display POST codes
config NO_POST
default y
config ENABLE_BUZZER_SUPPORT
bool "Enable Buzzer support"
default y
select USE_LEGACY_8254_TIMER
help
8254 timer is required for buzzer support on GPP_B14 (based on Intel doc 621483,
26.1.1 - NMI_STS_CNT). However since 8254 timer clock gating has to be enabled for
S0ix support, enabling buzzer will disable s0ix.
config PCIEXP_DEFAULT_MAX_RESIZABLE_BAR_BITS
int
default 32
endif #BOARD_PRODRIVE_ATLAS_BASEBOARD
|
