blob: f69bae98eb16713ce84f389687899d974522f752 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <soc/meminit.h>
#include <soc/romstage.h>
#include <variant/romstage.h>
static const struct mb_cfg board_cfg = {
.type = MEM_TYPE_DDR4,
.ddr4_config = {
.dq_pins_interleaved = true,
},
};
static const struct mem_spd spd_info = {
.topo = MEM_TOPO_DIMM_MODULE,
.smbus = {
[0] = { .addr_dimm[0] = 0x50, },
[1] = { .addr_dimm[0] = 0x52, },
},
};
void mainboard_memory_init_params(FSPM_UPD *mupd)
{
variant_memory_init_params(mupd);
const bool half_populated = false;
memcfg_init(mupd, &board_cfg, &spd_info, half_populated);
}
|