blob: 4e8f8ebbf88b33c43c70bc2bc003dfd8690b6843 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <soc/ramstage.h>
#include <fsp/api.h>
#include <FspsUpd.h>
#include <console/console.h>
void mainboard_silicon_init_params(FSP_S_CONFIG *silconfig)
{
printk(BIOS_DEBUG, "MAINBOARD: %s/%s called\n", __FILE__, __func__);
silconfig->C1e = 0x1; // 0x0
silconfig->PkgCStateLimit = 0xFE; // 0x2
silconfig->CStateAutoDemotion = 0x3; // 0x0
silconfig->CStateUnDemotion = 0x3; // 0x0
silconfig->PkgCStateDemotion = 0x1; // 0x0
silconfig->PkgCStateUnDemotion = 0x1; // 0x0
silconfig->Pme = 0x1; // 0x0
silconfig->HdAudioIoBufferOwnership = 0x3; // 0x0
silconfig->DspEndpointDmic = 0x0; // 0x1
silconfig->DspEndpointBluetooth = 0x0; // 0x1
silconfig->DspEndpointI2sSkp = 0x1; // 0x0
silconfig->DspEndpointI2sHp = 0x1; // 0x0
silconfig->HDAudioPwrGate = 0x1; // 0x0
silconfig->HDAudioClkGate = 0x1; // 0x0
silconfig->DspFeatureMask = 0x2A; // 0x0
silconfig->HpetBdfValid = 0x1; // 0x0
silconfig->HpetDeviceNumber = 0xF; // 0x1f
silconfig->IoApicBdfValid = 0x1; // 0x0
silconfig->IoApicDeviceNumber = 0x1F; // 0xf
silconfig->LPSS_S0ixEnable = 0x1; // 0x0
silconfig->Usb30Mode = 0x1; // 0x0
silconfig->HdAudioDspUaaCompliance = 0x1; // 0x0
silconfig->InitS3Cpu = 0x1; // 0x0
silconfig->PcieRpLtrMaxNonSnoopLatency[0] = 0x1003; // 0x0
silconfig->PcieRpLtrMaxSnoopLatency[0] = 0x1003; // 0x0
silconfig->PcieRpHotPlug[1] = 0x0; // 0x1
silconfig->PcieRpPmSci[1] = 0x1; // 0x0
silconfig->PcieRpTransmitterHalfSwing[1] = 0x0; // 0x1
silconfig->PcieRpClkReqNumber[1] = 0x3; // 0x5
silconfig->PcieRpLtrMaxNonSnoopLatency[1] = 0x1003; // 0x0
silconfig->PcieRpLtrMaxSnoopLatency[1] = 0x1003; // 0x0
silconfig->PcieRpHotPlug[2] = 0x0; // 0x1
silconfig->PcieRpPmSci[2] = 0x1; // 0x0
silconfig->PcieRpTransmitterHalfSwing[2] = 0x0; // 0x1
silconfig->PcieRpLtrMaxNonSnoopLatency[2] = 0x1003; // 0x0
silconfig->PcieRpLtrMaxSnoopLatency[2] = 0x1003; // 0x0
silconfig->PcieRpHotPlug[3] = 0x0; // 0x1
silconfig->PcieRpPmSci[3] = 0x1; // 0x0
silconfig->PcieRpTransmitterHalfSwing[3] = 0x0; // 0x1
silconfig->PcieRpLtrMaxNonSnoopLatency[3] = 0x1003; // 0x0
silconfig->PcieRpLtrMaxSnoopLatency[3] = 0x1003; // 0x0
silconfig->PcieRpHotPlug[4] = 0x0; // 0x1
silconfig->PcieRpPmSci[4] = 0x1; // 0x0
silconfig->PcieRpTransmitterHalfSwing[4] = 0x0; // 0x1
silconfig->PcieRpLtrMaxNonSnoopLatency[4] = 0x1003; // 0x0
silconfig->PcieRpLtrMaxSnoopLatency[4] = 0x1003; // 0x0
silconfig->PcieRpHotPlug[5] = 0x0; // 0x1
silconfig->PcieRpPmSci[5] = 0x1; // 0x0
silconfig->PcieRpTransmitterHalfSwing[5] = 0x0; // 0x1
silconfig->PcieRpLtrMaxNonSnoopLatency[5] = 0x1003; // 0x0
silconfig->PcieRpLtrMaxSnoopLatency[5] = 0x1003; // 0x0
}
|
