summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/genoa_poc/chip.c
blob: 13ede840e5c877e5f8a9d5e6d792ed85b40e0708 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
/* SPDX-License-Identifier: GPL-2.0-only */

#include <amdblocks/acpi.h>
#include <device/device.h>
#include <soc/southbridge.h>
#include <soc/southbridge.h>
#include <vendorcode/amd/opensil/genoa_poc/opensil.h>

static void soc_init(void *chip_info)
{
	default_dev_ops_root.write_acpi_tables = soc_acpi_write_tables;

	setup_opensil();
	opensil_xSIM_timepoint_1();

	fch_init(chip_info);
}

static void soc_final(void *chip_info)
{
}

struct chip_operations soc_amd_genoa_poc_ops = {
	.name = "AMD Genoa SoC Proof of Concept",
	.init = soc_init,
	.final = soc_final,
};