blob: 2705f2d9e55fb3e17c0e50615b3528ebac75bca1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
|
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef AMD_PICASSO_LPC_H
#define AMD_PICASSO_LPC_H
#define SPIROM_BASE_ADDRESS_REGISTER 0xa0
#define SPI_BASE_ALIGNMENT BIT(8)
#define SPI_BASE_RESERVED (BIT(5) | BIT(6) | BIT(7))
#define PSP_SPI_MMIO_SEL BIT(4)
#define ROUTE_TPM_2_SPI BIT(3)
#define SPI_ABORT_ENABLE BIT(2)
#define SPI_ROM_ENABLE BIT(1)
#define SPI_ROM_ALT_ENABLE BIT(0)
#define SPI_PRESERVE_BITS (BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4))
#endif /* AMD_PICASSO_LPC_H */
|
