blob: 2ea35a940b6816cdee912c1ecb563726616c02d9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef AMD_PICASSO_PLATFORM_DESCRIPTORS_H
#define AMD_PICASSO_PLATFORM_DESCRIPTORS_H
#include <types.h>
#include <platform_descriptors.h>
#include <FspsUpd.h>
/* These temporary macros apply to emmc0_mode field in FSP_S_CONFIG.
* TODO: Remove when official definitions arrive. */
#define SD_DISABLE 0
#define SD_LOW_SPEED 1
#define SD_HIGH_SPEED 2
#define SD_UHS_I_SDR_50 3
#define SD_UHS_I_DDR_50 4
#define SD_UHS_I_SDR_104 5
#define EMMC_SDR_26 6
#define EMMC_SDR_52 7
#define EMMC_DDR_104 8
#define EMMC_HS200 9
#define EMMC_HS400 10
#define EMMC_HS300 11
/* Mainboard callback to obtain DXI/PCIe and DDI descriptors. */
void mainboard_get_dxio_ddi_descriptors(
const fsp_dxio_descriptor **dxio_descs, size_t *dxio_num,
const fsp_ddi_descriptor **ddi_descs, size_t *ddi_num);
#endif /* AMD_PICASSO_PLATFORM_DESCRIPTORS_H */
|
