blob: e404a1e08649e9848ec8fff0c1a2704926138058 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
|
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef AMD_PICASSO_SMU_H
#define AMD_PICASSO_SMU_H
/* SMU mailbox register offsets in SMN */
#define SMN_SMU_MESG_ID 0x3b10528
#define SMN_SMU_MESG_RESP 0x3b10564
#define SMN_SMU_MESG_ARGS_BASE 0x3b10998
#define SMU_NUM_ARGS 6
enum smu_message_id {
SMC_MSG_S3ENTRY = 0x0c,
};
/*
* Request the SMU put system into S3, S4, or S5. On entry, SlpTyp determines S-State and
* SlpTypeEn gets set by the SMU. Function does not return if successful.
*/
void smu_sx_entry(void);
#endif /* AMD_PICASSO_SMU_H */
|