summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/apollolake/acpi/pci_irqs.asl
blob: 28c751109dd518465fc0e4cae8912d1b47f95db9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
/* This file is part of the coreboot project. */
/* SPDX-License-Identifier: GPL-2.0-or-later */

#include "soc_int.asl"

Method(_PRT)
{
	Return(Package() {

		Package(){0x0000FFFF, 0, 0, NPK_INT},
		Package(){0x0000FFFF, 1, 0, PUNIT_INT},
		Package(){0x0002FFFF, 0, 0, GEN_INT},
		Package(){0x0003FFFF, 0, 0, IUNIT_INT},
		Package(){0x000DFFFF, 1, 0, PMC_INT},
		Package(){0x000EFFFF, 0, 0, AUDIO_INT},
		Package(){0x000FFFFF, 0, 0, CSE_INT},
		Package(){0x0011FFFF, 0, 0, ISH_INT},
		Package(){0x0012FFFF, 0, 0, SATA_INT},
#if CONFIG(SOC_INTEL_GLK)
		Package(){0x000CFFFF, 0, 0, CNVI_INT},
		Package(){0x0013FFFF, 0, 0, PIRQF_INT},
		Package(){0x0013FFFF, 1, 0, PIRQF_INT},
		Package(){0x0013FFFF, 2, 0, PIRQF_INT},
		Package(){0x0013FFFF, 3, 0, PIRQF_INT},
		Package(){0x0014FFFF, 0, 0, PIRQG_INT},
		Package(){0x0014FFFF, 1, 0, PIRQG_INT},
#else
		Package(){0x0013FFFF, 0, 0, PIRQA_INT},
		Package(){0x0013FFFF, 1, 0, PIRQB_INT},
		Package(){0x0013FFFF, 2, 0, PIRQC_INT},
		Package(){0x0013FFFF, 3, 0, PIRQD_INT},
		Package(){0x0014FFFF, 0, 0, PIRQB_INT},
		Package(){0x0014FFFF, 1, 0, PIRQC_INT},
		Package(){0x0014FFFF, 2, 0, PIRQD_INT},
		Package(){0x0014FFFF, 3, 0, PIRQA_INT},
#endif
		Package(){0x0015FFFF, 0, 0, XHCI_INT},
		Package(){0x0015FFFF, 1, 0, XDCI_INT},
		Package(){0x0016FFFF, 0, 0, I2C0_INT},
		Package(){0x0016FFFF, 1, 0, I2C1_INT},
		Package(){0x0016FFFF, 2, 0, I2C2_INT},
		Package(){0x0016FFFF, 3, 0, I2C3_INT},
		Package(){0x0017FFFF, 0, 0, I2C4_INT},
		Package(){0x0017FFFF, 1, 0, I2C5_INT},
		Package(){0x0017FFFF, 2, 0, I2C6_INT},
		Package(){0x0017FFFF, 3, 0, I2C7_INT},
		Package(){0x0018FFFF, 0, 0, UART0_INT},
		Package(){0x0018FFFF, 1, 0, UART1_INT},
		Package(){0x0018FFFF, 2, 0, UART2_INT},
		Package(){0x0018FFFF, 3, 0, UART3_INT},
		Package(){0x0019FFFF, 0, 0, SPI0_INT},
		Package(){0x0019FFFF, 1, 0, SPI1_INT},
		Package(){0x0019FFFF, 2, 0, SPI2_INT},
		Package(){0x001BFFFF, 0, 0, SDCARD_INT},
		Package(){0x001CFFFF, 0, 0, EMMC_INT},
		Package(){0x001EFFFF, 0, 0, SDIO_INT},
		Package(){0x001FFFFF, 1, 0, SMBUS_INT},
	})
}