src/soc/intel/apollolake/include/soc/ramstage.h


1
2
3
4
5
6
7
8
9
10

/* SPDX-License-Identifier: GPL-2.0-or-later */

#ifndef _SOC_APOLLOLAKE_RAMSTAGE_H_
#define _SOC_APOLLOLAKE_RAMSTAGE_H_

#include <fsp/api.h>

void mainboard_silicon_init_params(FSP_S_CONFIG *silconfig);

#endif /* _SOC_APOLLOLAKE_RAMSTAGE_H_ */