blob: f4c3def31f5a243e1681d78d86b73e08c1c93ebd (
plain)
1
2
3
4
5
6
7
8
9
10
11
|
/* This file is part of the coreboot project. */
/* SPDX-License-Identifier: GPL-2.0-or-later */
#ifndef _SOC_APOLLOLAKE_RAMSTAGE_H_
#define _SOC_APOLLOLAKE_RAMSTAGE_H_
#include <fsp/api.h>
void mainboard_silicon_init_params(FSP_S_CONFIG *silconfig);
#endif /* _SOC_APOLLOLAKE_RAMSTAGE_H_ */
|
