blob: b2dc65dd6227651dc44afd6102465550c0621200 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
/* This file is part of the coreboot project. */
/* SPDX-License-Identifier: GPL-2.0-or-later */
#ifndef _SOC_APOLLOLAKE_USB_H_
#define _SOC_APOLLOLAKE_USB_H_
#include <stdint.h>
#define APOLLOLAKE_USB2_PORT_MAX 8
#define APOLLOLAKE_USB3_PORT_MAX 6
struct usb_port_config {
uint8_t enable;
uint8_t oc_pin;
};
struct usb2_eye_per_port {
uint8_t Usb20PerPortTxPeHalf;
uint8_t Usb20PerPortPeTxiSet;
uint8_t Usb20PerPortTxiSet;
uint8_t Usb20HsSkewSel;
uint8_t Usb20IUsbTxEmphasisEn;
uint8_t Usb20PerPortRXISet;
uint8_t Usb20HsNpreDrvSel;
uint8_t Usb20OverrideEn;
};
/* USB overcurrent pins definition */
enum {
OC0 = 0,
OC1 = 1,
OC_SKIP = 2,
};
#define PORT_EN(pin) { \
.enable = 1, \
.oc_pin = (pin), \
}
#define PORT_DIS { \
.enable = 0, \
.oc_pin = OC_SKIP, \
}
#endif /* _SOC_APOLLOLAKE_USB_H_ */
|
