summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/braswell/include/soc/romstage.h
blob: de890fd33435aa92b788c29f89bafba02d00d23a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef _SOC_ROMSTAGE_H_
#define _SOC_ROMSTAGE_H_

#include <stdint.h>
#include <fsp/romstage.h>
#include <fsp/util.h>
#include <soc/pm.h>

void gfx_init(void);
void punit_init(void);

/* romstage.c functions */
int chipset_prev_sleep_state(struct chipset_power_state *ps);

/* Values for FSP's PcdMemoryTypeEnable */
#define MEM_DDR3	0
#define MEM_LPDDR3	1

#endif /* _SOC_ROMSTAGE_H_ */