blob: 3ca14f7bbcdf9fc7286e6ef34b04516c81ba6a46 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
#ifndef _SOC_CANNONLAKE_GPIO_SOC_DEFS_H_
#define _SOC_CANNONLAKE_GPIO_SOC_DEFS_H_
/*
* Most of the fixed numbers and macros are based on the GPP groups.
* The GPIO groups are accessed through register blocks called
* communities.
*/
#define GPP_A 0x0
#define GPP_B 0x1
#define GPP_G 0x2
#define GROUP_SPI 0x3
#define GPP_D 0x5
#define GPP_F 0x6
#define GPP_H 0x7
#define GROUP_VGPIO0 0x8
#define GROUP_VGPIO1 0x9
#define GPD 0xA
#define GROUP_AZA 0xB
#define GROUP_CPU 0xC
#define GPP_C 0x4
#define GPP_E 0xD
#define GROUP_JTAG 0xE
#define GROUP_HVMOS 0xF
#define GPIO_NUM_GROUPS 15
#define GPIO_MAX_NUM_PER_GROUP 24
/*
* GPIOs are ordered monotonically increasing to match ACPI/OS driver.
*/
/* Group A */
#define GPP_A0 0
#define GPP_A1 1
#define GPP_A2 2
#define GPP_A3 3
#define GPP_A4 4
#define GPP_A5 5
#define GPP_A6 6
#define GPP_A7 7
#define GPP_A8 8
#define GPP_A9 9
#define GPP_A10 10
#define GPP_A11 11
#define GPP_A12 12
#define GPP_A13 13
#define GPP_A14 14
#define GPP_A15 15
#define GPP_A16 16
#define GPP_A17 17
#define GPP_A18 18
#define GPP_A19 19
#define GPP_A20 20
#define GPP_A21 21
#define GPP_A22 22
#define GPP_A23 23
#define GPIO_RSVD_0 24
/* Group B */
#define GPP_B0 25
#define GPP_B1 26
#define GPP_B2 27
#define GPP_B3 28
#define GPP_B4 29
#define GPP_B5 30
#define GPP_B6 31
#define GPP_B7 32
#define GPP_B8 33
#define GPP_B9 34
#define GPP_B10 35
#define GPP_B11 36
#define GPP_B12 37
#define GPP_B13 38
#define GPP_B14 39
#define GPP_B15 40
#define GPP_B16 41
#define GPP_B17 42
#define GPP_B18 43
#define GPP_B19 44
#define GPP_B20 45
#define GPP_B21 46
#define GPP_B22 47
#define GPP_B23 48
#define GPIO_RSVD_1 49
#define GPIO_RSVD_2 50
/* Group G */
#define GPP_G0 51
#define GPP_G1 52
#define GPP_G2 53
#define GPP_G3 54
#define GPP_G4 55
#define GPP_G5 56
#define GPP_G6 57
#define GPP_G7 58
/* Group SPI */
#define GPIO_RSVD_3 59
#define GPIO_RSVD_4 60
#define GPIO_RSVD_5 61
#define GPIO_RSVD_6 62
#define GPIO_RSVD_7 63
#define GPIO_RSVD_8 64
#define GPIO_RSVD_9 65
#define GPIO_RSVD_10 66
#define GPIO_RSVD_11 67
#define NUM_GPIO_COM0_PADS (GPIO_RSVD_11 - GPP_A0 + 1)
/* Group D */
#define GPP_D0 68
#define GPP_D1 69
#define GPP_D2 70
#define GPP_D3 71
#define GPP_D4 72
#define GPP_D5 73
#define GPP_D6 74
#define GPP_D7 75
#define GPP_D8 76
#define GPP_D9 77
#define GPP_D10 78
#define GPP_D11 79
#define GPP_D12 80
#define GPP_D13 81
#define GPP_D14 82
#define GPP_D15 83
#define GPP_D16 84
#define GPP_D17 85
#define GPP_D18 86
#define GPP_D19 87
#define GPP_D20 88
#define GPP_D21 89
#define GPP_D22 90
#define GPP_D23 91
#define GPIO_RSVD_12 92
/* Group F */
#define GPP_F0 93
#define GPP_F1 94
#define GPP_F2 95
#define GPP_F3 96
#define GPP_F4 97
#define GPP_F5 98
#define GPP_F6 99
#define GPP_F7 100
#define GPP_F8 101
#define GPP_F9 102
#define GPP_F10 103
#define GPP_F11 104
#define GPP_F12 105
#define GPP_F13 106
#define GPP_F14 107
#define GPP_F15 108
#define GPP_F16 109
#define GPP_F17 110
#define GPP_F18 111
#define GPP_F19 112
#define GPP_F20 113
#define GPP_F21 114
#define GPP_F22 115
#define GPP_F23 116
/* Group H */
#define GPP_H0 117
#define GPP_H1 118
#define GPP_H2 119
#define GPP_H3 120
#define GPP_H4 121
#define GPP_H5 122
#define GPP_H6 123
#define GPP_H7 124
#define GPP_H8 125
#define GPP_H9 126
#define GPP_H10 127
#define GPP_H11 128
#define GPP_H12 129
#define GPP_H13 130
#define GPP_H14 131
#define GPP_H15 132
#define GPP_H16 133
#define GPP_H17 134
#define GPP_H18 135
#define GPP_H19 136
#define GPP_H20 137
#define GPP_H21 138
#define GPP_H22 139
#define GPP_H23 140
/* Group VGPIO */
#define CNV_BTEN 141
#define CNV_GNEN 142
#define CNV_WFEN 143
#define CNV_WCEN 144
#define CNV_BT_HOST_WAKEB 145
#define CNV_BT_IF_SELECT 146
#define vCNV_BT_UART_TXD 147
#define vCNV_BT_UART_RXD 148
#define vCNV_BT_UART_CTS_B 149
#define vCNV_BT_UART_RTS_B 150
#define vCNV_MFUART1_TXD 151
#define vCNV_MFUART1_RXD 152
#define vCNV_MFUART1_CTS_B 153
#define vCNV_MFUART1_RTS_B 154
#define vCNV_GNSS_UART_TXD 155
#define vCNV_GNSS_UART_RXD 156
#define vCNV_GNSS_UART_CTS_B 157
#define vCNV_GNSS_UART_RTS_B 158
#define vUART0_TXD 159
#define vUART0_RXD 160
#define vUART0_CTS_B 161
#define vUART0_RTS_B 162
#define vISH_UART0_TXD 163
#define vISH_UART0_RXD 164
#define vISH_UART0_CTS_B 165
#define vISH_UART0_RTS_B 166
#define vISH_UART1_TXD 167
#define vISH_UART1_RXD 168
#define vISH_UART1_CTS_B 169
#define vISH_UART1_RTS_B 170
#define vCNV_BT_I2S_BCLK 171
#define vCNV_BT_I2S_WS_SYNC 172
#define vCNV_BT_I2S_SDO 173
#define vCNV_BT_I2S_SDI 174
#define vSSP2_SCLK 175
#define vSSP2_SFRM 176
#define vSSP2_TXD 177
#define vSSP2_RXD 178
#define vCNV_GNSS_HOST_WAKEB 179
#define vSD3_CD_B 180
#define NUM_GPIO_COM1_PADS (vSD3_CD_B - GPP_D0 + 1)
/* Group C */
#define GPP_C0 181
#define GPP_C1 182
#define GPP_C2 183
#define GPP_C3 184
#define GPP_C4 185
#define GPP_C5 186
#define GPP_C6 187
#define GPP_C7 188
#define GPP_C8 189
#define GPP_C9 190
#define GPP_C10 191
#define GPP_C11 192
#define GPP_C12 193
#define GPP_C13 194
#define GPP_C14 195
#define GPP_C15 196
#define GPP_C16 197
#define GPP_C17 198
#define GPP_C18 199
#define GPP_C19 200
#define GPP_C20 201
#define GPP_C21 202
#define GPP_C22 203
#define GPP_C23 204
/* Group E */
#define GPP_E0 205
#define GPP_E1 206
#define GPP_E2 207
#define GPP_E3 208
#define GPP_E4 209
#define GPP_E5 210
#define GPP_E6 211
#define GPP_E7 212
#define GPP_E8 213
#define GPP_E9 214
#define GPP_E10 215
#define GPP_E11 216
#define GPP_E12 217
#define GPP_E13 218
#define GPP_E14 219
#define GPP_E15 220
#define GPP_E16 221
#define GPP_E17 222
#define GPP_E18 223
#define GPP_E19 224
#define GPP_E20 225
#define GPP_E21 226
#define GPP_E22 227
#define GPP_E23 228
/* Group Jtag */
#define GPIO_RSVD_13 229
#define GPIO_RSVD_14 230
#define GPIO_RSVD_15 231
#define GPIO_RSVD_16 232
#define GPIO_RSVD_17 233
#define GPIO_RSVD_18 234
#define GPIO_RSVD_19 235
#define GPIO_RSVD_20 236
#define GPIO_RSVD_21 237
/* Group HVMOS */
#define GPIO_RSVD_22 238
#define GPIO_RSVD_23 239
#define GPIO_RSVD_24 240
#define GPIO_RSVD_25 241
#define GPIO_RSVD_26 242
#define GPIO_RSVD_27 243
#define NUM_GPIO_COM4_PADS (GPIO_RSVD_27 - GPP_C0 + 1)
/* Group GPD */
#define GPD0 244
#define GPD1 245
#define GPD2 246
#define GPD3 247
#define GPD4 248
#define GPD5 249
#define GPD6 250
#define GPD7 251
#define GPD8 252
#define GPD9 253
#define GPD10 254
#define GPD11 255
#define NUM_GPIO_COM2_PADS (GPD11 - GPD0 + 1)
/* Group AZA */
#define HDA_BCLK 256
#define HDA_RSTB 257
#define HDA_SYNC 258
#define HDA_SDO 259
#define HDA_SDI_0 260
#define HDA_SDI_1 261
#define SSP1_SFRM 262
#define SSP1_TXD 263
/* Group CPU */
#define GPIO_RSVD_28 264
#define GPIO_RSVD_29 265
#define GPIO_RSVD_30 266
#define GPIO_RSVD_31 267
#define GPIO_RSVD_32 268
#define GPIO_RSVD_33 269
#define GPIO_RSVD_34 270
#define GPIO_RSVD_35 271
#define GPIO_RSVD_36 272
#define GPIO_RSVD_37 273
#define GPIO_RSVD_38 274
#define NUM_GPIO_COM3_PADS (GPIO_RSVD_38 - HDA_BCLK + 1)
#define TOTAL_PADS 275
#define SD_PWR_EN_PIN GPP_A17
#define COMM_0 0
#define COMM_1 1
#define COMM_2 2
#define COMM_3 3
#define COMM_4 4
#define TOTAL_GPIO_COMM 5
#endif
|
