summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/cannonlake/include/soc/vr_config.h
blob: c43beac092de0fdb554ef2010fd00fdd600bfd12 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */

/* VR Settings for each domain */

#ifndef _SOC_VR_CONFIG_H_
#define _SOC_VR_CONFIG_H_

#include <fsp/api.h>

struct vr_config {

	/* The below settings will take effect when this is set to 1
	 * for that domain. */
	uint8_t vr_config_enable;

	/* Power State X current cutoff in 1/4 Amp increments
	 * Range is 0-128A */
	uint16_t psi1threshold;
	uint16_t psi2threshold;
	uint16_t psi3threshold;

	/* Enable power state 3/4 for different domains */
	uint8_t psi3enable;
	uint8_t psi4enable;

	/* Imon slope correction. Specified in 1/100 increment
	 * values. Range is 0-200. 125 = 1.25 */
	uint8_t imon_slope;

	/* Imon offset correction. Units 1/1000, Range 0-63999
	 * For an offset = 12.580, use 12580. 0 = Auto */
	uint8_t imon_offset;

	/* VR Icc Max limit. 0-255A in 1/4 A units. 400 = 100A */
	uint16_t icc_max;

	/* VR Voltage Limit. Range is 0-7999mV */
	uint16_t voltage_limit;

	/* AC and DC Loadline in 1/100 mOhms. Range is 0-6249 */
	uint16_t ac_loadline;
	uint16_t dc_loadline;

	/* Thermal Design Current (TDC) Power Limit will take effect when
	   this is set to 0 */
	uint8_t tdc_disable;

	/* Thermal Design Current (TDC) Power Limit in 1/8 A units */
	uint16_t tdc_powerlimit;
};

#define VR_CFG_AMP(i) (uint16_t)((i) * 4)
#define VR_CFG_MOHMS(i) (uint16_t)((i) * 100)
#define VR_CFG_TDC_AMP(i) (uint16_t)((i) * 8)

/* VrConfig Settings for 4 domains
 * 0 = System Agent, 1 = IA Core,
 * 2 = GT unsliced,  3 = GT sliced */
enum vr_domain {
	VR_SYSTEM_AGENT,
	VR_IA_CORE,
	VR_GT_UNSLICED,
	VR_GT_SLICED,
	NUM_VR_DOMAINS
};

#define VR_CFG_ALL_DOMAINS_ICC(sa, ia, gt_unsl, gt_sl)	\
	{							\
		[VR_SYSTEM_AGENT] = VR_CFG_AMP(sa),		\
		[VR_IA_CORE]      = VR_CFG_AMP(ia),		\
		[VR_GT_UNSLICED]  = VR_CFG_AMP(gt_unsl),	\
		[VR_GT_SLICED]    = VR_CFG_AMP(gt_sl),		\
	}

#define VR_CFG_ALL_DOMAINS_LOADLINE(sa, ia, gt_unsl, gt_sl)	\
	{							\
		[VR_SYSTEM_AGENT] = VR_CFG_MOHMS(sa),		\
		[VR_IA_CORE]      = VR_CFG_MOHMS(ia),		\
		[VR_GT_UNSLICED]  = VR_CFG_MOHMS(gt_unsl),	\
		[VR_GT_SLICED]    = VR_CFG_MOHMS(gt_sl),	\
	}

#define VR_CFG_ALL_DOMAINS_TDC(sa, ia, gt_unsl, gt_sl)		\
	{							\
		[VR_SYSTEM_AGENT] = VR_CFG_TDC_AMP(sa),		\
		[VR_IA_CORE]      = VR_CFG_TDC_AMP(ia),		\
		[VR_GT_UNSLICED]  = VR_CFG_TDC_AMP(gt_unsl),	\
		[VR_GT_SLICED]    = VR_CFG_TDC_AMP(gt_sl),	\
	}

void fill_vr_domain_config(void *params,
		int domain, const struct vr_config *cfg);

#endif