blob: d586fd8ab826f80dbe8ba3eee790775c7687d081 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
|
config SOC_INTEL_COMMON_BLOCK_GRAPHICS
bool
select ROMSTAGE_VGA if MAINBOARD_USE_EARLY_LIBGFXINIT
help
Intel Processor common Graphics support
if SOC_INTEL_COMMON_BLOCK_GRAPHICS
config SOC_INTEL_CONFIGURE_DDI_A_4_LANES
bool
help
Selected by platforms that require DDI-A bifurcation setup.
config SOC_INTEL_DISABLE_IGD
bool "Disable Integrated GFX Controller (0:2:0)"
default n
select MAINBOARD_NO_FSP_GOP
help
Selected by mainboard user that need to skip IGD initialization
where OS can only use one GPU hence need to disable IGD and don't
need to run FSP GOP.
config SOC_INTEL_GFX_FRAMEBUFFER_OFFSET
hex
default 0x0
help
PCI config offset 0x18 point to LMEMBAR and need to add GTT size to
reach at DSM which is referred here as SOC_INTEL_GFX_MEMBASE_OFFSET.
SoC that follow such design would override SOC_INTEL_GFX_FRAMEBUFFER_OFFSET
with GTT_SIZE value. On SoC platform where PCI config offset 0x18 points
to the GMADR directly can use the default value 0x0 without any override.
config SOC_INTEL_GFX_NON_PREFETCHABLE_MMIO
bool
default n
help
Ignore BAR0(offset 0x10)'s pre-fetchable attribute to use non-prefetchable
MMIO to fix OS display driver failure.
endif
|
