blob: 71f9c6255d04149f7af96957bd64b1aee22fa0bc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
|
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef SOC_INTEL_COMMON_BLOCK_P2SB_H
#define SOC_INTEL_COMMON_BLOCK_P2SB_H
#include <stddef.h>
#include <stdint.h>
#define PCH_P2SB_E0 0xe0
#define P2SB_E0_MASKLOCK (1 << 1)
#define PCH_P2SB_IBDF 0x6c
#define PCH_P2SB_HBDF 0x70
enum {
P2SB_EP_MASK_0_REG,
P2SB_EP_MASK_1_REG,
P2SB_EP_MASK_2_REG,
P2SB_EP_MASK_3_REG,
P2SB_EP_MASK_4_REG,
P2SB_EP_MASK_5_REG,
P2SB_EP_MASK_6_REG,
P2SB_EP_MASK_7_REG,
P2SB_EP_MASK_MAX_REG,
};
void p2sb_unhide(void);
void p2sb_hide(void);
void p2sb_disable_sideband_access(void);
void p2sb_enable_bar(void);
void p2sb_configure_hpet(void);
/* SOC overrides */
/*
* Each SoC should implement EP Mask register to disable SB access
* Input:
* ep_mask: An array to be filled by SoC code with EP mask register.
* count: number of element in EP mask array.
*/
void p2sb_soc_get_sb_mask(uint32_t *ep_mask, size_t count);
#endif /* SOC_INTEL_COMMON_BLOCK_P2SB_H */
|
