blob: 4d241cc1d6d9c30a9c1b671eacd76cd0e3fa7b17 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
#ifndef SOC_INTEL_COMMON_BLOCK_PMC_H
#define SOC_INTEL_COMMON_BLOCK_PMC_H
#include <device/device.h>
#include <stdint.h>
/* PMC controller resource structure */
struct pmc_resource_config {
/* PMC PCI config offset for MMIO BAR */
uint8_t pwrmbase_offset;
/* MMIO BAR address */
uintptr_t pwrmbase_addr;
/* MMIO BAR size */
size_t pwrmbase_size;
/* PMC PCI config offset for IO BAR */
uint8_t abase_offset;
/* IO BAR address */
uintptr_t abase_addr;
/* IO BAR size */
size_t abase_size;
};
/*
* SoC overrides
*
* All new SoCs wishes to make use of common PMC PCI driver
* must implement below functionality .
*/
/*
* Function to initialize PMC controller.
*
* This initialization may differ between different SoC
*
* Input: Device Structure PMC PCI device
*/
void pmc_soc_init(struct device *dev);
/*
* SoC should fill this structure information based on
* PMC controller register information like PWRMBASE, ABASE offset
* BAR and Size
*
* Input: PMC config structure
* Output: -1 = Error, 0 = Success
*/
int pmc_soc_get_resources(struct pmc_resource_config *cfg);
/* API to set ACPI mode */
void pmc_set_acpi_mode(void);
#endif /* SOC_INTEL_COMMON_BLOCK_PMC_H */
|
