summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/icelake/include/soc/ramstage.h
blob: 8188fbdb8486456da136ffe4fc5967d7c0c67fe7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef _SOC_RAMSTAGE_H_
#define _SOC_RAMSTAGE_H_

#include <device/device.h>
#include <fsp/api.h>
#include <fsp/util.h>
#include <soc/soc_chip.h>

void mainboard_silicon_init_params(FSP_S_CONFIG *params);
void soc_init_pre_device(void *chip_info);

#endif