blob: 19033293ec45f258fad436c9e244d83c3e8e72d2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
|
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef _SOC_JSL_IRQ_H_
#define _SOC_JSL_IRQ_H_
#define GPIO_IRQ14 14
#define GPIO_IRQ15 15
#define PCH_IRQ10 10
#define PCH_IRQ11 11
/* LPSS Device IRQs */
#define LPSS_I2C0_IRQ 16
#define LPSS_I2C1_IRQ 17
#define LPSS_I2C2_IRQ 18
#define LPSS_I2C3_IRQ 19
#define LPSS_I2C4_IRQ 32
#define LPSS_I2C5_IRQ 33
#define LPSS_SPI0_IRQ 22
#define LPSS_SPI1_IRQ 23
#define LPSS_SPI2_IRQ 24
#define LPSS_UART0_IRQ 20
#define LPSS_UART1_IRQ 21
#define LPSS_UART2_IRQ 34
/* PCI shared IRQs */
#define PCH_IRQ_16 16
#define PCH_IRQ_17 17
#define PCH_IRQ_18 18
#define PCH_IRQ_19 19
#define PCH_IRQ_20 20
#define PCH_IRQ_21 21
#define PCH_IRQ_22 22
#define PCH_IRQ_23 23
#endif /* _JSL_IRQ_H_ */
|
