blob: da2eb61557ed9e5f2618991fa46aa9e1da984137 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2013 Google Inc.
* Copyright (C) 2015-2016 Intel Corp.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef _SOC_RAMSTAGE_H_
#define _SOC_RAMSTAGE_H_
#include <arch/cpu.h>
#include <chip.h>
#include <device/device.h>
#include <soc/QuarkNcSocId.h>
void mainboard_gpio_i2c_init(struct device *dev);
asmlinkage void chipset_teardown_car(void);
#endif /* _SOC_RAMSTAGE_H_ */
|
