blob: d3fc73f1f51eb0c0c36453f75ec3d62fe65f3450 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
|
#
# This file is part of the coreboot project.
#
#
# SPDX-License-Identifier: GPL-2.0-only
romstage-y += car.c
romstage-$(CONFIG_DISPLAY_UPD_DATA) += debug.c
romstage-y += fsp_params.c
romstage-y += mtrr.c
romstage-y += pcie.c
romstage-y += report_platform.c
romstage-y += romstage.c
romstage-y += ../../../../cpu/intel/car/romstage.c
postcar-y += mtrr.c
|
