summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/xeon_sp/include/soc/romstage.h
blob: 221d6f6ef11d621e4128c52800f4b9f1e57d34e4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
/* This file is part of the coreboot project. */
/* SPDX-License-Identifier: GPL-2.0-or-later */


#ifndef _SOC_ROMSTAGE_H_
#define _SOC_ROMSTAGE_H_

#include <fsp/api.h>

/* These functions are weak and can be overridden by a mainboard functions. */
void mainboard_memory_init_params(FSPM_UPD * mupd);

#endif /* _SOC_ROMSTAGE_H_ */