blob: b7378889679c55522a785f554e1434bc0349d87e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
#ifndef SOC_MEDIATEK_MT8183_I2C_H
#define SOC_MEDIATEK_MT8183_I2C_H
#include <soc/i2c_common.h>
/* I2C Register */
struct mt_i2c_regs {
uint32_t data_port;
uint32_t slave_addr;
uint32_t intr_mask;
uint32_t intr_stat;
uint32_t control;
uint32_t transfer_len;
uint32_t transac_len;
uint32_t delay_len;
uint32_t timing;
uint32_t start;
uint32_t ext_conf;
uint32_t ltiming;
uint32_t hs;
uint32_t io_config;
uint32_t fifo_addr_clr;
uint32_t reserved0[2];
uint32_t transfer_aux_len;
uint32_t clock_div;
uint32_t time_out;
uint32_t softreset;
uint32_t reserved1[36];
uint32_t debug_stat;
uint32_t debug_ctrl;
uint32_t reserved2[2];
uint32_t fifo_stat;
uint32_t fifo_thresh;
uint32_t reserved3[932];
uint32_t multi_dma;
uint32_t reserved4[2];
uint32_t rollback;
};
check_member(mt_i2c_regs, multi_dma, 0xf8c);
void mtk_i2c_bus_init(uint8_t bus);
#endif /* SOC_MEDIATEK_MT8183_I2C_H */
|
